## EPC2010C

Halogen-Free

# **EPC2010C – Enhancement Mode Power Transistor**

 $V_{\text{DS}}$  , 200 V  $R_{DS(on)}$ , 25 m $\Omega$ I<sub>D</sub>, 22 A



Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low R<sub>DS(on)</sub>, while its lateral device structure and majority carrier diode provide exceptionally low Q<sub>G</sub> and zero Q<sub>RR</sub>. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings					
	PARAMETER	VALUE	UNIT		
V <sub>DS</sub>	Drain-to-Source Voltage (Continuous)	200	V		
	Continuous ( $T_A = 25^{\circ}C$ , $R_{\theta JA} = 5.3$ )	22	٨		
I <sub>D</sub>	Pulsed (25°C, T <sub>PULSE</sub> = 300 μs)	90	A		
V	Gate-to-Source Voltage	6	V		
V <sub>GS</sub>	Gate-to-Source Voltage	-4	v		
٦	Operating Temperature	-40 to 150	°C		
T <sub>STG</sub>	Storage Temperature	-40 to 150	°C		

Thermal Characteristics					
	PARAMETER	ТҮР	UNIT		
R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	1.1			
R <sub>θJB</sub>	Thermal Resistance, Junction-to-Board	2.7	°C/W		
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1)	56			

Note 1:  $R_{B1A}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. See https://epc-co.com/epc/documents/product-training/Appnote\_Thermal\_Performance\_of\_eGaN\_FETs.pdf for details.

Static Characteristics ( $T_j = 25^{\circ}C$ unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
BV <sub>DSS</sub>	Drain-to-Source Voltage	$V_{GS} = 0 V, I_{D} = 200 \mu A$	200			V
I <sub>DSS</sub>	Drain-Source Leakage	$V_{GS} = 0 V, V_{DS} = 160 V$		50	150	μA
1	Gate-to-Source Forward Leakage	$V_{GS} = 5 V$		1	3	mA
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage	$V_{GS} = -4 V$		50	150	μΑ
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 3 \text{ mA}$	0.8	1.4	2.5	V
R <sub>DS(on)</sub>	Drain-Source On Resistance	$V_{GS} = 5 \text{ V}, \text{ I}_{D} = 12 \text{ A}$		18	25	mΩ
$V_{SD}$	Source-Drain Forward Voltage	$I_{S} = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$		1.7		V

All measurements were done with substrate connected to source.



**ICIENT POWER CONVERSION** 

- Class D Audio

RoHS 🕅

• Lidar

### **Benefits**

- Ultra High Efficiency
- Ultra Low R<sub>DS(on)</sub>
- Ultra Low Q<sub>G</sub>
- Ultra Small Footprint



Dynamic Characteristics ( $T_j = 25^{\circ}$ C unless otherwise stated)						
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
C <sub>ISS</sub>	Input Capacitance			380	540	
C <sub>OSS</sub>	Output Capacitance	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		240	320	pF
C <sub>RSS</sub>	Reverse Transfer Capacitance			1.8	2.7	
R <sub>G</sub>	Gate Resistance			0.4		Ω
Q <sub>G</sub>	Total Gate Charge	$V_{DS} = 100 \text{ V}, I_D = 12 \text{ A}, V_{GS} = 5 \text{ V}$		3.7	5.3	
Q <sub>GS</sub>	Gate-to-Source Charge			1.3		
$Q_{GD}$	Gate-to-Drain Charge	$V_{DS} = 100 \text{ V}, I_D = 12 \text{ A}$		0.7	1.3	
Q <sub>G(TH)</sub>	Gate Charge at Threshold			0.9		nC
Q <sub>OSS</sub>	Output Charge	$V_{DS} = 100 \text{ V}, V_{GS} = 0 \text{ V}$		40	52	
Q <sub>RR</sub>	Source-Drain Recovery Charge			0		

All measurements were done with substrate connected to source.

Note 2: C<sub>OSS(ER)</sub> is a fixed capacitance that gives the same stored energy as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 to 50% BV<sub>DSS</sub>.

Note 3: C<sub>OSS(TR)</sub> is a fixed capacitance that gives the same charging time as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 to 50% BV<sub>DSS</sub>.











2.5

V<sub>GS</sub> – Gate-to-Source Voltage (V)

2

3

3.5

4

4.5

5

1.5



0.5

1









#### EPC – POWER CONVERSION TECHNOLOGY LEADER EPC-CO.COM ©2021

**Single Pulse** 

10-5

10-4

10<sup>-3</sup>

t<sub>p</sub>, Rectangular Pulse Duration, seconds

10<sup>-2</sup>

0.0001 10-6

4

Duty Factor:  $D = t_1/t_2$ 

 $Peak T_J = P_{DM} x Z_{\theta JC} x R_{\theta JC} + T_C$ 

1

**10**-1

### EPC2010C



#### MICROMETERS DIM **DIE OUTLINE** A MIN Nominal MAX $\frac{f}{x5}$ Solder Bar View A 3524 3554 3584 В 1602 1632 1662 1379 1382 1385 c 2 d 577 583 580 e 262 277 292 3 5 6 7 4 8 f 245 250 255 600 600 600 g Pad no. 1 is Gate; q g e Pads no. 3, 5, 7 are Drain; x4 Pads no. 4, 6 are Source; Side View Pad no. 2 is Substrate. \* 815 Max (685) \*Substrate pin should be connected to Source 100 +/- 20 Seating Plane 3554 The land pattern is solder mask defined. RECOMMENDED 230 x5 230 LAND PATTERN Pad no. 1 is Gate; (units in µm) Pads no. 3, 5, 7 are Drain; Pads no. 4, 6 are Source; × 20 Pad no. 2 is Substrate. \* 1362 **I632** 6 3 7 4 803 \*Substrate pin should be connected to Source 600 600 x4

## RECOMMENDED STENCIL DRAWING

(units in µm)



Recommended stencil should be 4 mil (100 μm) thick, must be laser cut , opening per drawing. The corner has a radius of R60.

Intended for use with SAC305 Type 3 solder, reference 88.5% metals content.

Additional assembly resources available at https://www.epc-co.com/epc/DesignSupport/ AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. eGaN<sup>®</sup> is a registered trademark of Efficient Power Conversion Corporation. EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice. Revised April, 2021

# EPC2010C

		@2021
EPC – POWER CONVERSION TECHNOLOGY LEADER	EPC-CO.COM	©2021