

# MOSFET – Dual, N-Channel, Shielded Gate, POWERTRENCH®

100 V, 39 A, 10.5 mΩ

# **FDMD86100**

#### **General Description**

This package integrates two N-Channel devices connected internally in common-source configuration and incorporates Shielded Gate technology. This enables very low package parasitics and optimized thermal path to the common source pad on the bottom. Provides a very small footprint (5 x 6 mm) for higher power density.

#### **Features**

- Common Source Configuration to Eliminate PCB Routing
- Large Source Pad on Bottom of Package for Enhanced Thermals
- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)} = 10.5 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 10 \text{ A}$
- Max  $r_{DS(on)} = 17.3 \text{ m}\Omega$  at  $V_{GS} = 6 \text{ V}$ ,  $I_D = 7.8 \text{ A}$
- Ideal for Flexible Layout in Secondary Side Synchronous Rectification
- 100% UIL tested
- This Device is Pb-Free, Halide Free and is RoHS Compliant

#### **Applications**

- Isolated DC-DC Synchronous Rectifiers
- Common Ground Load Switches

# $\textbf{MOSFET MAXIMUM RATINGS} \ (T_{A} = 25^{\circ}\text{C}, \text{ unless otherwise noted})$


Symbol	Parameter	Ratings	Unit
$V_{DS}$	Drain to Source Voltage	100	V
$V_{GS}$	Gate to Source Voltage	±20	V
I <sub>D</sub>	Drain Current  - Continuous $T_C = 25^{\circ}C$ (Note 5)  - Continuous $T_C = 100^{\circ}C$ (Note 5)  - Continuous $T_A = 25^{\circ}C$ (Note 1a)  - Pulsed (Note 4)	39 24 10 299	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 3)	337	mJ
P <sub>D</sub>	Power Dissipation $T_C = 25$ °C $T_A = 25$ °C (Note 1a)	33 2.2	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS (T<sub>C</sub> = 25°C, unless otherwise noted)

_			_
Symbol	Parameter	Ratings	Unit
$R_{\theta JC}$	Thermal Resistance, Junction to Case	3.7	°C/W
R <sub>θ</sub> JA	Thermal Resistance, Junction to Ambient (Note 1a)	55	

V <sub>DS</sub>	r <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
100 V	10.5 mΩ @ 10 V	39 A
	17.3 mΩ @ 6 V	



PQFN8 5X6, 1.27P (Power 5 x 6) CASE 483AS


#### **MARKING DIAGRAM**

ZXYYKK FDMD 86100

ZZ = Assembly Site Code X = Year Code

YY = Weekly Code KK = Lot Code FDMD86100 = Device Code

#### **PIN ASSIGNMENT**



#### **ORDERING INFORMATION**


See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
OFF CHAR	ACTERISTICS	•	-	•	-	•
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	100	-	_	V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25°C	-	7	-	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V	_	_	1	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	_	_	±100	nA
	CTERISTICS	•	•	•	•	
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2.0	3.0	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{J}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25°C	-	-10	-	mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A	_	7.8	10.5	mΩ
-(- /		V <sub>GS</sub> = 6 V, I <sub>D</sub> = 7.8 A	_	12	17.3	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10 A, T <sub>J</sub> = 125°C	_	14.5	19.5	
9FS	Forward Transconductance	V <sub>DD</sub> = 5 V, I <sub>D</sub> = 10 A	_	26	-	S
DYNAMIC (	CHARACTERISTICS					
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz	_	1469	2060	pF
C <sub>oss</sub>	Output Capacitance	1	_	321	450	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1	_	12	20	pF
Rg	Gate Resistance		0.1	1.3	3.3	Ω
SWITCHING	CHARACTERISTICS					
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 10 A, V <sub>GS</sub> = 10 V,	_	13	23	ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$	_	4.3	10	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	1	_	18	32	ns
t <sub>f</sub>	Fall Time	1	_	4.1	10	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}, V_{DD} = 50 \text{ V}, I_D = 10 \text{ A}$	_	21	30	nC
	Total Gate Charge	$V_{GS} = 0 \text{ V to } 6 \text{ V}, V_{DD} = 50 \text{ V}, I_D = 10 \text{ A}$	_	13	18	nC
Q <sub>gs</sub>	Gate to Source Charge	V <sub>DD</sub> = 50 V, I <sub>D</sub> = 10 A	_	6.6	_	nC
$Q_{gd}$	Gate to Drain "Miller" Charge		_	4.1	_	nC
DRAIN-SO	URCE CHARACTERISTICS					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 10 A (Note 2)	_	0.8	1.3	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 2 A (Note 2)	_	0.7	1.2	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>F</sub> = 10 A, di/dt = 100 A/μs	_	46	74	ns
Q <sub>rr</sub>	Reverse Recovery Charge		_	46	74	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

 $R_{\theta JA}$  is determined with the device mounted on a 1 in 2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.



a. 55°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b. 125°C/W when mounted on a minimum pad of 2 oz copper

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.</li>
   E<sub>AS</sub> of 337 mJ is based on starting T<sub>J</sub> = 25°C, L = 3 mH, I<sub>AS</sub> = 15 A, V<sub>DD</sub> = 100 V, V<sub>GS</sub> = 10 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 47 A.
   Pulse Id refers to Figure 11 SOA graph for for details.
   Computed continuous current will be limited by thermal & electro-mechanical application board design.

### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C, unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs.

Drain Current and Gate Voltage




Figure 3. Normalized On–Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs.
Source Current

#### TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C, unless otherwise noted) (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs.

Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (T<sub>J</sub> = 25°C, unless otherwise noted) (continued)




Figure 13. Junction-to-Case Transient Thermal Response Curve


#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Reel Size	Tape Width	Shipping <sup>†</sup>
FDMD86100	FDMD86100	PQFN8 5X6, 1.27P (Power 5 x 6) (Pb–Free, Halide Free)	13"	12 mm	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.







#### PQFN8 5X6, 1.27P CASE 483AS **ISSUE A**


**DATE 17 MAY 2021** 

#### NOTES:

- A) PACKAGE REFERENCE:
- TO JEDEC REGISTRATION, MO-240B, VARIATION AA.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
  C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP-OUT AREA







3.81

-0.52 (8X)


-1.91


KEEP-OUT

0.72 (6X)

0.30 (2X)-

1.72 (2X)





**BOTTOM VIEW** 

RECOMMENDED LAND PATTERN \*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE

-5 10

MANUAL, SOLDERRM/D.

		Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (	
DESCRIPTION:	PQFN8 5X6, 1.27P		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales