

DATE: 12 August, 2021

PCN #: 2540

PCN Title: Qualified Additional Fab Site, Assembly/Test (A/T) Sites, Bill of Material (BOM) and updated Device Data Sheets

Dear Customer:

This is an announcement of change(s) to products that are currently being offered by Diodes Incorporated.

We request that you acknowledge receipt of this notification within 30 days of the date of this PCN. If you require samples for evaluation purposes, please make a request within 30 days as well. Otherwise, samples may not be built prior to this change. Please refer to the implementation date of this change as it is stated in the attached PCN form. Please contact your local Diodes sales representative to acknowledge receipt of this PCN and for any sample requests.

The changes announced in this PCN will not be implemented earlier than 90 days from the notification date stated in the attached PCN form.

Previously agreed upon customer specific change process requirements or device specific requirements will be addressed separately.

For questions or clarification regarding this PCN, please contact your local Diodes sales representative.

Sincerely,

Diodes Incorporated PCN Team



# PRODUCT CHANGE NOTICE

# PCN-2540 REV 1

Notification Date:	Implementatio	n Date:	Product Family:	Change Type:	PCN #:		
12 August, 2021	12 November	2021	Analog Semiconductors	Fab Site, A/T Sites, BOM and Data Sheet Change	2540		
			TITLE				
Qualified Additional Fab Site, Assembly/Test (A/T) Sites, Bill of Material (BOM) and updated Device Data Sheets							
	DESCRIPTION OF CHANGE						
This PCN is being issued to notify customers that in order to assure continuity of supply, Diodes has qualified additional Fab Site Dongbu HiTek (FAB2) located in Eumseong-gun, South Korea, Diodes Internal A/T Site (CAT) located in Chengdu, China, additional A/T Site Greatek Electronics Inc. (GTK Zhunan) located in Zhunan, Taiwan, additional A/T Site (SIMAT) located in Shanghai, China, and additional A/T Site JCET Group Co., Ltd. (JCET) located in Suqian, China. In addition, we have qualified PdCu wire, EMG-350 Mold Compound, second source lead frame supplier (LeFram) and data sheet changes on selected devices.							
			IMPACT				
Continuity of Supply.	There will be no cl	nange to t	he Form, Fit or Function of p	roducts affected, unless spec	cifically indicated.		
			PRODUCTS AFFECTED				
Table 1 - Qualified	Additional Mold	Compour	nd (EMG-350)				
		`	FAB2 Eumseong-gun)				
Table 3 - Qualified		•	,				
Table 4 - Qualified		•	• •				
Table 5 - Qualified							
Table 6 - Qualified		•	,	CAT) to include PdCu Bon	d Wire		
	•	•	See Table 8A for Data She	,			
			WEB LINKS				
Manufacturer's Noti	ce:	https://w		uct-change-notices/diodes-pr	oduct-change-notices/		
For More Informatio	n Contact:		ww.diodes.com/about/contac				
Data Sheet:			ww.diodes.com/catalog/	<u>, , , , , , , , , , , , , , , , , , , </u>			
			DISCLAIMER				
	DISCLAIMER Unless a Diodes Incorporated Sales representative is contacted in writing within 30 days of the posting of this notice, all changes described in this announcement are considered approved.						

Table 1 - Qualified Additional Mold Compound (EMG-350)



AP3706P-G1				
	A D2706D C1			

	Table	2 - Qualified Additional Fat	o Site (DBH FAB2 Eumse	ong-gun)	
AP62300TWU-7	AP62300WU-7				

		Table 3 - Qualified Addition	onal A/T Site (GTK Zhuna	n)	
PI90LV01TEX	PI90LV02TEX				

		Table 4 - Qualified Addition	onal A/T Site (JCET Suqia	n)	
PI3CH400ZBEX	PI4ULS3V204ZBEX	PI4ULS5V104ZBEX			

Table 5 - Qualified Additional Lead Frame Supplier (LeFram)					
PI49FCT3805DHEX	PI49FCT38072BHEX	PI49FCT3807DHEX	PI6C10810HEX		

		Table 6 - Qualified Add	ditional A/T Site (SIMAT)		
AP4310AMTR-AG1	AP4310AMTR-AG1-01	AP4310AMTR-G1	AP4310AMTR-G1-73	AP4310AMTR-G1-C01	AP4310AUMTR-AG1
AP4310AUMTR-G1	AP4310EMTR-AG1	AP4310EMTR-G1	DAS01B		

	Table 7 - Qualified Add	litional Bump Site * (LBS), A	dditional A/T Site (CAT)	to include PdCu Bond Wir	е
AP2337SA-7	AP2501M8-13	AP63300WU-7*	AP63301WU-7*	AP7361-18SP-13	AP7362-10SP-13
AP7362-12SP-13	AP7362-15SP-13	AP7362-18SP-13	AP7362-25SP-13	AP7362-33SP-13	AP7362A-10SP-13
AP7362A-12SP-13	AP7362A-15SP-13	AP7362A-18SP-13	AP7362A-25SP-13	AP7362A-33SP-13	AP7362A-SP-13
AP7362-SP-13	AP7363-SP-13				

	Table 8 - Upda	te Data Sheet Specification	ns (See Table 8A for Data	a Sheet Comparison)	
PI7C9X110BNBE	PI7C9X111SLBFDE	PI7C9X111SLBFDE-2017	PI7C9X111SLBFDEX	PI7C9X111SLBFDEX-2017	PI7C9X112SLFDE
PI7C9X112SLFDEX	PI7C9X113SLFDE	PI7C9X113SLFDE-2017	PI7C9X113SLFDEX	PI7C9X113SLFDEX-2017	PI7C9X118SLFDE
PI7C9X118SLFDEX	PI7C9X130DNDE				

# Table 8A: Data Sheet Comparison (Following 8 pages)



Current Data Sheat	New Data Sheet
Current Data Sheet	
16 POWER SEQUENCING	16 POWER SEQUENCING
The PI7C9X110B require two voltages: 3.3V I/O voltage and 1.8V core	The PI7C9X110B require two voltages: 3.3V I/O voltage and 1.8V core
oltage. The 1.8V VDDCAUX is consider the same as core voltage, and	voltage. The 1.8V VDDCAUX is consider the same as core voltage, and
can be combined as one. When designing the power supplies for	can be combined as one. When designing the power supplies fo
17C9X110B, the user can either apply ALL voltages at the same time, or	PI7C9X110B, the user can either apply ALL voltages at the same time
turn on the higher voltage (3.3V) first, followed by the lower voltages	or turn on the higher voltage (3.3V) first, followed by the lower voltages
(1.8V) within suggested limits. If all power rails are not applied at the	(1.8V) within suggested limits. If all power rails are not applied at the
same time, the PI7C9X110B will not be damaged as long as 3.3V is	same time, the PI7C9X110B will not be damaged as long as 3.3V is
applied either before or at the same time as 1.8V.	applied either before or at the same time as 1.8V.
During power cycle, if there is a delay in applying 1.8V core voltage	During power cycle, if there is a delay in applying 1.8V core voltage after
after the 3.3V is applied, the internal logic might be placed in an	the 3.3V is applied, the internal logic might be placed in an unknown
unknown state if the power off period is not long enough to cause the	state if the power off period is not long enough to cause the device
device totally discharged. This condition in turn may produce	totally discharged. This condition in turn may produce undetermined I/C
undetermined I/O states on some pins. If the core logic is totally	states on some pins. If the core logic is totally discharged before
discharged before applying 3.3V, then all bi-directional I/O pins will stay	applying 3.3V, then all bi-directional I/O pins will stay at their default
at their default states.	states.
The typical time for PI7C9X110B to discharge completely is less than 3	The typical time for PI7C9X110B to discharge completely is less than a
seconds, but in extreme cases this period can be as long as 50 seconds.	seconds, but in extreme cases this period can be as long as 50 seconds
Certain precautions should be made if the delay between 3.3V and 1.8V	Figure 16-1 below shows the I/O timing sequence with undetermined
is larger than 50us. Figure 16-1 below shows the I/O timing sequence	I/O state, and Figure 16-2 shows the recommended power sequence
with undetermined I/O state, and Figure 16-2 shows the recommended	timing.
power sequence timing.	Less than 50 sec 50 ms
Less than 50 sec	3.3V I/O power
3.3V UO power	
	1.8V core power
1.8V core power	
	Bi-directional pin I/O state
Bi-directional pin VO state	Normal I/O state Default I/O Undetermined I/O state Normal I/O state state
Normal I/O state Default I/O Undetermined I/O state Normal I/O state	Figure Error! No text of specified style in document3 Timing Sequence with Undetermined I/O State
Figure Error! No text of specified style in document1 Timing Sequence with Undetermined I/O State	
with ondetermined if o state	Less than 50 us ~ 50 sec
Less than 50 us 50 sec	3.3V I/O power
3.3V I/O power	
	1.8V core power
1.8V core power	
	Bi-directional pin I/O state Normal I/O state Default I/O Normal I/O state
Bi-directional pin I/O state	Figure Error! No text of specified style in document4 Recommended
Normal I/O state Default I/O Normal I/O state	Power Sequence
state	
Figure Error! No text of specified style in document2 Recommended	
Figure Error! No text of specified style in document2 Recommended Power Sequence	If the gap between 3.3V IO power and 1.8V core power is too big, there
Power Sequence	
Power Sequence When 1.8V core power is applied after 3.3V IO power is applied, there	If the gap between 3.3V IO power and 1.8V core power is too big, there might be glitch at pins PERST_L and RESET_L. The maximum gap is recommended to be 50us~50ms, customer needs to measure the
Power Sequence	might be glitch at pins PERST_L and RESET_L. The maximum gap is







Current Data Sheet	New Data Sheet
14 POWER SEQUENCING	14 POWER SEQUENCING
-	-
The PI7C9X112SL requires two voltages: 3.3V I/O voltage and 1.0V core	The PI7C9X112SL requires two voltages: 3.3V I/O voltage and 1.0V cor
roltage. The 1.0V VDDCAUX is consider the same as core voltage, and	voltage. The 1.0V VDDCAUX is consider the same as core voltage, an
can be combined as one. When designing the power supplies for	can be combined as one. When designing the power supplies for
PI7C9X112SL, the user can either apply ALL voltages at the same time,	PI7C9X112SL, the user can either apply all voltages at the same time, c
or turn on the higher voltage (3.3V) first, followed by the lower voltages	turn on the higher voltage (3.3V) first, followed by the lower voltage
1.0V) within suggested limits. If all power rails are not applied at the	(1.0V) within the suggested maximum delay (50ms). If all power rails ar
ame time, the PI7C9X112SL will not be damaged as long as 3.3V is	not applied at the same time, the PI7C9X112SL will not be damaged a
applied either before or at the same time as 1.0V.	long as 3.3V is applied either before or at the same time as 1.0V.
During power cycle, if there is a delay in applying 1.0V core voltage after	
he 3.3V is applied, the internal logic might be placed in an unknown	
tate if the power off period is not long enough to cause the device	
otally discharged. This condition in turn may produce undetermined I/O	
tates on some pins. If the core logic is totally discharged before	
applying 3.3V, then all bi-directional I/O pins will stay at their default	
tates.	
The typical time for PI7C9X112SL to discharge completely is less than 3	
econds, but in extreme cases this period can be as long as 50 seconds.	
Certain precautions should be made if the delay between 3.3V and 1.0V	
s larger than 50us. Figure 14-1 below shows the I/O timing sequence	
vith undetermined I/O state, and Figure 14-2 shows the recommended	
ower sequence timing.	
Less than 50 us 50 sec	
3.3V I/O power	
1.0V core power	
1.0V core power	
i-directional pin I/O state	
i-directional pin I/O state  Normal I/O state	
I-directional pin I/O state  Normal I/O state	
Heredional pin 1/0 state  Normal 1/0 state  Default 1/0  Undetermined 1/0 state  Normal 1/0 state  Figure Error! No text of specified style in document7 Timing sequence	
Herectional pin 1/0 state Normal 1/0 state	
Herectional pin 1/0 state Normal 1/0 state Less than S0 sec S0 us	
Herectional pin 1/0 state Normal 1/0 state Less than S0 sec S0 us	
I-directional pin I/O state Normal I/O state Less than S0 us 3.3V I/O power	
Idirectional pin VO state Normal VO state Idirectional pin VO state Idirectional pin VO state	
Herectional pin 1/0 state Normal 1/0 state	
i-directional pin 1/0 state Normal 1/0 state Identified style in document7 Timing sequence with undetermined I/0 state	
I-directional pin I/O state Normal I/O state	
I-directional pin I/O state Normal I/O state	
I-directional pin 1/0 state Normal 1/0 s	



# PI7C9X113SL

# **Current Data Sheet**

#### 2.2 PCI EXPRESS SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
REFCLKP REFCLKN	13, 12	Ι	Reference Clock Inputs: Connect to external 100MHz differential clock.
RP RN	21, 20	I	PCI Express Data Inputs: Differential data receiver input signals
TP TN	17, 16	0	PCI Express Data Outputs: Differential data transmitter output signals
PERST_L	29	Ι	PCI Express Fundamental Reset (Active LOW): PI7C9X113SL The device uses this signal reset to initialize the internal state machines.

# New Data Sheet

# 2.2 PCI EXPRESS SIGNALS

NAME	PIN	TYPE	DESCRIPTION
	ASSIGNMENT		
REFCLKP	13, 12	Ι	Reference Clock Inputs: Connect to external 100MHz
REFCLKN			differential clock. These signals require AC coupled with 0.1uF
			capacitors.
RP	21, 20	Ι	PCI Express Data Inputs: Differential data receiver input
RN			signals
ТР	17, 16	0	PCI Express Data Outputs: Differential data transmitter output
TN			signals
PERST_L	29	Ι	PCI Express Fundamental Reset (Active LOW):
			PI7C9X113SL The device uses this signal reset to initialize the
			internal state machines.

Current Data Sheet	New Data Sheet
14 POWER SEQUENCING	14 POWER SEQUENCING
The PI7C9X113SL requires two voltages: 3.3V I/O voltage and 1.1V core	The PI7C9X113SL requires two voltages: 3.3V I/O voltage and 1.1V core
voltage. The 1.1V VDDCAUX is consider the same as core voltage, and	voltage. The 1.1V VDDCAUX is consider the same as core voltage, and
can be combined as one. When designing the power supplies for	can be combined as one. When designing the power supplies for
PI7C9X113SL, the user can either apply ALL voltages at the same time,	PI7C9X113SL, the user can either apply all voltages at the same time, or
or turn on the higher voltage (3.3V) first, followed by the lower voltages	turn on the higher voltage (3.3V) first, followed by the lower voltages
(1.1V) within suggested limits. If all power rails are not applied at the	(1.1V) within suggested limits. If all power rails are not applied at the
same time, the PI7C9X113SL will not be damaged as long as 3.3V is	same time, the PI7C9X113SL will not be damaged as long as 3.3V is
applied either before or at the same time as 1.1V.	applied either before or at the same time as 1.1V.
During power cycle, if there is a delay in applying 1.1V core voltage after	During power cycle, if there is a delay in applying 1.1V core voltage after
the 3.3V is applied, the internal logic might be placed in an unknown	the 3.3V is applied, the internal logic might be placed in an unknown
state if the power off period is not long enough to cause PI7C9X113SL	state if the power off period is not long enough to cause PI7C9X113SL
totally discharged. This condition in turn may produce undetermined I/O	totally discharged. This condition in turn may produce undetermined I/O
states on some pins. If the core logic is totally discharged before	states on some pins. If the core logic is totally discharged before
applying 3.3V, then all bi-directional I/O pins will stay at their default	applying 3.3V, then all bi-directional I/O pins will stay at their default
states.	states.
The typical time for PI7C9X113SL to discharge completely is less than 3	The typical time for PI7C9X113SL to discharge completely is less than 3
seconds, but in extreme cases this period can be as long as 50 seconds.	seconds, but in extreme cases this period can be as long as 50 seconds.
Certain precautions should be made if the delay between 3.3V and 1.1V	Certain precautions should be made if the delay between 3.3V and 1.1V







# PI7C9X118SL

# **Current Data Sheet**

#### 2.2 PCI EXPRESS SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
REFCLKP REFCLKN	13, 12	Ι	Reference Clock Inputs: Connect to external 100MHz differential clock.
RP RN	21, 20	I	PCI Express Data Inputs: Differential data receiver input signals
TP TN	17, 16	0	PCI Express Data Outputs: Differential data transmitter output signals
PERST_L	29	Ι	PCI Express Fundamental Reset (Active LOW): PI7C9X118SL The device uses this signal reset to initialize the internal state machines.

# New Data Sheet

# 2.2 PCI EXPRESS SIGNALS

NAME	PIN ASSIGNMENT	TYPE	DESCRIPTION
REFCLKP	13, 12	Ι	Reference Clock Inputs: Connect to external 100MHz
REFCLKN			differential clock. These signals require AC coupled with 0.1uF capacitors.
RP	21, 20	Ι	PCI Express Data Inputs: Differential data receiver input
RN			signals
ТР	17, 16	0	PCI Express Data Outputs: Differential data transmitter output
TN			signals
PERST_L	29	Ι	PCI Express Fundamental Reset (Active LOW):
			PI7C9X118SL The device uses this signal reset to initialize the
			internal state machines.

Current Data Sheet	New Data Sheet					
14 POWER SEQUENCING	14 POWER SEQUENCING					
The PI7C9X118SL requires two voltages: 3.3V I/O voltage and 1.1V core	The PI7C9X118SL requires two voltages: 3.3V I/O voltage and 1.1V core					
voltage. The 1.1V VDDCAUX is consider the same as core voltage, and	voltage. The 1.1V VDDCAUX is consider the same as core voltage, and					
can be combined as one. When designing the power supplies for	can be combined as one. When designing the power supplies for					
PI7C9X118SL, the user can either apply ALL voltages at the same time,	PI7C9X118SL, the user can either apply ALL voltages at the same time,					
or turn on the higher voltage (3.3V) first, followed by the lower voltages	or turn on the higher voltage (3.3V) first, followed by the lower voltages					
(1.1V) within suggested limits. If all power rails are not applied at the	(1.1V) within suggested limits. If all power rails are not applied at the					
same time, the PI7C9X118SL will not be damaged as long as 3.3V is	same time, the PI7C9X118SL will not be damaged as long as 3.3V is					
applied either before or at the same time as 1.1V.	applied either before or at the same time as 1.1V.					
During power cycle, if there is a delay in applying 1.1V core voltage after	During power cycle, if there is a delay in applying 1.1V core voltage after					
the 3.3V is applied, the internal logic might be placed in an unknown	the 3.3V is applied, the internal logic might be placed in an unknown					
state if the power off period is not long enough to cause PI7C9X118SL	state if the power off period is not long enough to cause PI7C9X118SL					
totally discharged. This condition in turn may produce undetermined I/O	totally discharged. This condition in turn may produce undetermined I/O					
states on some pins. If the core logic is totally discharged before	states on some pins. If the core logic is totally discharged before					
applying 3.3V, then all bi-directional I/O pins will stay at their default	applying 3.3V, then all bi-directional I/O pins will stay at their default					
states.	states.					
The typical time for PI7C9X118SL to discharge completely is less than 3	The typical time for PI7C9X118SL to discharge completely is less than 3					
seconds, but in extreme cases this period can be as long as 50 seconds.	seconds, but in extreme cases this period can be as long as 50 seconds.					
Certain precautions should be made if the delay between 3.3V and 1.1V	Certain precautions should be made if the delay between 3.3V and 1.1V					
is larger than 50us. Figure 14-1 below shows the I/O timing sequence	is larger than 50us. Figure 14-1 below shows the I/O timing sequence					







PI7C9X1	30D											
Current Data Sheet					New Data Sheet							
16 POWER SEQUENCING					16 POWER SEQUENCING							
The PI7C9X130D require two voltages: 3.3V I/O voltage and 1.8V core voltage. The 1.8V VDDCAUX is consider the same as core voltage, and can be combined as one. When designing the power supplies for PI7C9X130D, the user can either apply			The PI7C9X130D require two voltages: 3.3V I/O voltage and 1.8V core voltage. The 1.8V VDDCAUX is consider the same as core voltage, and can be combined as one. When designing the power supplies for									
ALL voltages at the same time, or turn on the higher voltage (3.3V) first, followed by the lower voltages (1.8V) within suggested limits. If all power rails are not applied at the same time, the PI7C9X130D will not be damaged as long as 3.3V is applied either before or at the same time as 1.8V.			PI7C9X130D, the user can either apply ALL voltages at the same time or turn on the higher voltage (3.3V) first, followed by the lower voltages (1.8V) within suggested limits. If all power rails are not applied at the same time, the PI7C9X130D will not be damaged as long as 3.3V is									
						applied either	before or at th	ne same	time a	s 1.8V.		
is applied, the in	During power cycle, if there is a delay in applying 1.8V core voltage after the 3.3V is applied, the internal logic might be placed in an unknown state if the power off period is not long enough to cause the device totally discharged. This condition in				During power the 3.3V is ap	plied, the in	ternal lo	ogic mi	ght be p	laced in a	n unknown	
					e core logic is totally ns will stay at their	state if the po totally discharg states on son	ged. This con ne pins. If t	dition in he core	turn n e logic	nay produ is total	uce undete ly dischar	rmined I/O ged before
			-		ess than 3 seconds, Certain precautions	applying 3.3V, states.	then all bi-c	lirectior	ial I/O	pins will	stay at th	neir default
below shows the	I/O timing sequ	uence wi	th unde	termined I/O s	an 50us. Figure 16-1 itate, and Figure 16-	The typical tin seconds, but in	n extreme ca	ses this	period	can be a	is long as S	50 seconds
2 shows the reco	mmended pow	Less than	nce timi	ng.		Figure 16-1 be			-	-		
3.3V I/O power		50 sec				timing.		Less than	50 us ~ 1			
1.8V core power						3.3V I/O power		50 sec	50 ms			
Bi-directional pin I/O state	Normal I/O state		Default I/O	Undetermined I/O st	ate Normal I/O state	1.8V core power		]				
Figure Err	or! No text of	•			t17 Timing	Bi-directional pin I/O state	Normal I/O state	]	Default I/O state	Undetermine	ed I/O state	Normal I/O state
						Figure Err	ror! No text o	f specifi	ed styl	e in docu	ment <b>19</b> 1	iming
		Less than 50 sec	50 us				Sequence v	vith Uno	determ	ined I/O	State	
3.3V I/O power								Less than 50 sec	50 ms			
1.8V core power						3.3V I/O power		1	]			
Bi-directional pin I/O state	Normal I/O state		Default I/O state	Nor	rmal I/O state	1.8V core power		1				
Figure Error! N		cified st <b>Power S</b>	•		3 Recommended	Bi-directional pin I/O state	Normal I/O state	]	Default I/O state		Normal I/O state	•
					is applied, there	Figure Error!	No text of spe	ecified s Power S	•		t. <b>-20 Reco</b>	mmended
filter can be us						If the gap betw might be glito recommended waveform of P the gap.	ch at pins Pl I to be 50u	ERST_L s~50ms	and R , custo	ESET_L. T	The maximeds to me	num gap is easure the