











LMH6572 SNCS102G -JUNE 2005-REVISED AUGUST 2018

LMH6572 Triple 2:1 High Speed Video Multiplexer

Features

- 350-MHz, 250-mV, -3-dB Bandwidth
- 290-MHz, 2-V_{PP}, -3-dB Bandwidth
- 10-ns Channel Switching Time
- 90-dB Channel to Channel Isolation at 5 MHz
- 0.02%, 0.02° Diff. Gain, Phase
- 0.1-dB Gain Flatness to 140 MHz
- 1400-V/µs Slew Rate
- Wide Supply Voltage Range: 6 V (±3 V) to 12 V (±6 V)
- -78-dB HD2 at 10 MHz
- -75-dB HD3 at 10 MHz

Applications

- **RGB Video Router**
- Multi Input Video Monitor
- Fault Tolerant Data Switch

3 Description

The LMH6572 is a high performance analog multiplexer optimized for professional grade video and other high fidelity, high bandwidth analog applications. The LMH6572 provides a 290-MHz bandwidth at 2-V_{PP} output signal levels. The 140 MHz of 0.1-dB bandwidth and a 1500-V/µs slew rate make this part suitable for high definition television (HDTV) and high resolution multimedia video applications.

The LMH6572 supports composite video applications with its 0.02% and 0.02° differential gain and phase errors for NTSC and PAL video signals while driving a single, back terminated 75-Ω load. The LM6572 can deliver 80-mA linear output current for driving multiple video load applications.

The LMH6572 has an internal gain of 2 V/V (+6 dBv) for driving back terminated transmission lines at a net gain of 1 V/V (0 dBv).

The LMH6572 is available in the SSOP package.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH6572	SSOP (16)	4.90 mm × 3.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table o	f Contents
---------	------------

1	Features 1	7.1 Overview 11
2	Applications 1	7.2 Feature Description11
3	Description 1	8 Power Supply Recommendations 15
4	Revision History2	8.1 Power Dissipation15
5	Pin Configuration and Functions3	8.2 ESD Protection
6	Specifications4	9 Layout 16
U	6.1 Absolute Maximum Ratings	9.1 Layout Guidelines
	6.2 ESD Ratings	10 Device and Documentation Support 17
	6.3 Recommended Operating Conditions	10.1 Receiving Notification of Documentation Updates 17
	6.4 Thermal Information	10.2 Community Resources
	6.5 ±5V Electrical Characteristics	10.3 Trademarks17
	6.6 ±3.3V Electrical Characteristics	10.4 Electrostatic Discharge Caution
	6.7 Typical Characteristics	10.5 Glossary17
7	Detailed Description	11 Mechanical, Packaging, and Orderable Information17


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision F (May 2013) to Revision G	Page
•	Deleted preview watermark	1
•	Added Device Information table, Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Deleted bolding from Electrical Characteristics specifications, added temperature range to test conditions for clarifications	ition 5
•	Changed Overview title from General Information	11
<u>.</u>	Changed Layout Considerations title to Layout Guidelines	16
CI	hanges from Revision E (April 2013) to Revision F	Page
•	Changed layout of National Semiconductor Data Sheet to TI format	16



5 Pin Configuration and Functions



Truth Table

SEL	EN	OUT
0	0	CH 1
1	0	CH 0
X	1	Disable



6 Specifications

6.1 Absolute Maximum Ratings

see (1)(2)

	MIN	MAX	UNIT
Supply Voltage (V ⁺ - V ⁻)		13.2	٧
I _{OUT} ⁽³⁾		130	mA
Input Voltage Range		±(V _S)	V
Maximum Junction Temperature (4)		+150	٥°
Storage temperature, T _{stg}	-65	+150	°C

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) The maximum output current (I_{OUT}) is determined by the device power dissipation limitations. See the *Power Dissipation* section for more details. A short circuit condition should be limited to 5 seconds or less.
- (4) Human Body Model, 1.5 kΩ in series with 100 pF. Machine Model 0 Ω in series with 200 pF.

6.2 ESD Ratings

			VALUE	UNIT
\/	Floatroototic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V _(ESD)	Electrostatic discharge	Machine model (MM)	±200	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

see (1)

	MIN	NOM MAX	UNIT
Operating Temperature	-40	85	ô
Supply Voltage Range	6	12	٧

⁽¹⁾ Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications, see the Electrical Characteristics tables.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾ Description of the standard descripti		UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	36	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



6.5 ±5V Electrical Characteristics

 $V_S = \pm 5 \text{ V}$ and $R_L = 100 \Omega$, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
FREQUE	NCY DOMAIN PERFORMANCE					
SSBW	-3 dB Bandwidth	V _{OUT} = 0.25 V _{PP}		350		MHz
LSBW	-3 dB Bandwidth (2)	V _{OUT} = 2 V _{PP}	250	290		MHz
1 dBBW	0.1 dB Bandwidth	$V_{OUT} = 0.25 V_{PP}$		140		MHz
DG	Differential Gain	R _L = 150 Ω, f = 4.43 MHz		0.02%		
DP	Differential Phase	$R_L = 150 \Omega$, $f = 4.43 MHz$		0.02		deg
TIME DOI	MAIN RESPONSE	<u> </u>			-	
TRS	Channel to Channel Switching Time	Logic Transition to 90% Output		10		ns
	Enable and Disable Times	Logic Transition to 90% or 10% Output		11		ns
TRL	Rise and Fall Time	2-V Step		1.5		ns
TSS	Settling Time to 0.05%	2-V Step		17		ns
os	Overshoot	4-V Step		5%		
SR	Slew Rate ⁽²⁾	4-V Step	1200	1400		V/µs
DISTORT	ION	· ·				
HD2	2 nd Harmonic Distortion	2 V _{PP} , 10 MHz		-78		dBc
HD3	3 rd Harmonic Distortion	2 V _{PP} , 10 MHz		-75		dBc
MD	3 rd Order Intermodulation Products	10 MHz, Two tones 2 V _{PP} at Output		-80		dBc
EQUIVAL	ENT INPUT NOISE	, , , , , , , , , , , , , , , , , , , ,				
/N	Voltage	>1 MHz, Input Referred		5		nV√Hz
CN	Current	>1 MHz, Input Referred		5		pA/√Hz
STATIC. I	DC PERFORMANCE	, , , , , , , , , , , , , , , , , , , ,				
GAIN	Voltage Gain			2.0		V/V
		No load, with respect to nominal gain of 2.00 V/V		±0.3%	±0.5%	
	Gain Error ⁽³⁾	No load, with respect to nominal gain of 2.00 V/V, $T_A = -40^{\circ}\text{C}$ to +85°C		±0.3%	±0.7%	
	Gain Error	R_L = 50 Ω , with respect to nominal gain of 2.00 V/V		0.3%		
//0	Output Offs at Valtage (3)	V _{IN} = 0 V		1	±14	\/
/IO	Output Offset Voltage (3)	$V_{IN} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		1	±17.5	mV
OVIO	Average Drift			27		μV/°C
DNI	Input Bias Current ⁽³⁾⁽⁴⁾	V _{IN} = 0 V		-1.4	±5.0	
BN	Input Blas Current	$V_{IN} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		-1.4	±5.6	μΑ
DIBN	Average Drift			7		nA/°C
OCD C	Power Cumby Pois sties Datis (3)	DC, Input referred	50	54		۲ID
PSRR	Power Supply Rejection Ratio (3)	DC, Input referred, $T_A = -40$ °C to +85°C	48	54		dB
00	0	No load	20	23	25	
CC	Supply Current ⁽³⁾	No load, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	20	23	28.5	mA
	0 1 0 1 10 1 1 1 (2)	No load		2.0	2.2	
	Supply Current Disabled ⁽³⁾	No load, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		2.0	2.3	mA
VIH	Logic High Threshold ⁽³⁾	Select and Enable Pins	2.0			V

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T_J > T_A. See the *Power Dissipation* section for information on temperature de-rating of this device. Minimum and maximum ratings are based on product testing, characterization and simulation. Individual parameters are tested as noted.

Product Folder Links: LMH6572

Submit Documentation Feedback

⁽²⁾ Parameters ensured by design.

⁽³⁾ Parameters ensured by electrical testing at 25° C.

⁽⁴⁾ Positive Value is current into device.



±5V Electrical Characteristics (continued)

 $V_S = \pm 5 \text{ V}$ and $R_L = 100 \Omega$, (unless otherwise noted)

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
VIL	Logic Low Threshold ⁽³⁾	Select and Enable Pins			0.8	V
1:1	Logic Pin Input Current Low ⁽⁴⁾	Logic Input = 0 V		-1	±5.0	
liL		Logic Input = 0 V, $T_A = -40$ °C to +85°C		-1	±15	μΑ
		Logic Input = 2.0 V	112	150	200	
liH	Logic Pin Input Current High ⁽⁴⁾	Logic Input = 2.0 V, $T_A = -40$ °C to +85°C	100	150	210	210 μΑ
MISCELI	LANEOUS PERFORMANCE					
RF	Internal Feedback and Gain Set		650	800	940	Ω
KF	Resistor Values	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	620	800	1010	
RODIS	Disabled Output Resistance	Internal Feedback and Gain Set Resistors in Series to Ground	1.3	1.6	1.88	kΩ
RIN+	Input Resistance			100		kΩ
CIN	Input Capacitance			0.9		pF
ROUT	Output Resistance			0.26		Ω
VO		No Load	±3.83	±3.9		V
VO	Cutaut Valtana Banas	No Load, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	±3.80	±3.9		V
VOL	Output Voltage Range	$R_L = 100 \Omega$	±3.52	±3.53		.,
VOL		$R_L = 100 \Omega$, $T_A = -40^{\circ}$ C to +85°C	±3.5	±3.53		V
CMIR	Input Voltage Range		±2	±2.5		V
10	Linear Output Current ⁽³⁾⁽⁴⁾	V _{IN} = 0 V	+70	±80		A
Ю	Linear Output Current	$V_{IN} = 0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	40	±80		mA
ISC	Short Circuit Current ⁽⁵⁾	V _{IN} = ±2 V, Output Shorted to Ground		±230		mA
XTLK	Channel to Channel Crosstalk	V _{IN} = 2 V _{PP} at 5 MHz		-90		dBc
XTLK	Channel to Channel Crosstalk	V _{IN} = 2 V _{PP} at 100 MHz		-54		dBc
XTLK	All Hostile Crosstalk	In A, C, Out B, V _{IN} = 2 V _{PP} at 5 MHz		-95		dBc

⁽⁵⁾ The maximum output current (I_{OUT}) is determined by the device power dissipation limitations. See the *Power Dissipation* section for more details. A short circuit condition should be limited to 5 seconds or less.



6.6 ±3.3V Electrical Characteristics

 $V_S = \pm 3.3 \text{ V}, R_L = 100 \Omega \text{ (unless otherwise noted)}$

	PARAMETER	TEST CONDITIONS ⁽¹⁾	MIN TYP	MAX	UNIT
FREQUEN	CY DOMAIN PERFORMANCE				
SSBW	−3 dB Bandwidth	V _{OUT} = 0.25 V _{PP}	360		MHz
LSBW	−3 dB Bandwidth	$V_{OUT} = 2.0 V_{PP}$	270		MHz
0.1 dBBW	0.1 dB Bandwidth	$V_{OUT} = 0.5 V_{PP}$	80		MHz
GFP	Peaking	DC to 200 MHz	0.3		dB
DG	Differential Gain	R _L = 150 Ω, f = 4.43 MHz	0.02%		
DP	Differential Phase	R _L = 150 Ω, f = 4.43 MHz	0.03		deg
TIME DOM	AIN RESPONSE			<u> </u>	
TRL	Rise and Fall Time	2-V Step	2.0		ns
TSS	Settling Time to 0.05%	2-V Step	15		ns
OS	Overshoot	2-V Step	5%		
SR	Slew Rate	2-V Step	1000		V/µs
DISTORTIO	ON .			•	
HD2	2 nd Harmonic Distortion	2 V _{PP} , 10 MHz	- 70		dBc
HD3	3 rd Harmonic Distortion	2 V _{PP} , 10 MHz	-74		dBc
IMD	3 rd Order Intermodulation Products	10 MHz, Two tones 2 V _{PP} at Output	-79		dBc
STATIC, D	PERFORMANCE				
GAIN	Voltage Gain		2.0		V/V
VIO	Output Offset Voltage	V _{IN} = 0 V	1		mV
DVIO	Average Drift		36		μV/°C
IBN	Input Bias Current (2)	V _{IN} = 0 V	2		μΑ
DIBN	Average Drift		24		nA/°C
PSRR	Power Supply Rejection Ratio	DC, Input Referred	54		dB
ICC	Supply Current	R _L = ∞	20		mA
VIH	Logic High Threshold	Select and Enable Pins		1.3	V
VIL	Logic Low Threshold	Select and Enable Pins	0.4		V
MISCELLA	NEOUS PERFORMANCE				
RIN+	Input Resistance		100		kΩ
CIN	Input Capacitance		0.9		pF
ROUT	Output Resistance		0.27		Ω
VO	Output Voltage Bosse	No Load	±2.5		V
VOL	Output Voltage Range	R _L = 100 Ω	±2.2		V
CMIR	Input Voltage Range		±1.2		V
Ю	Linear Output Current	V _{IN} = 0V	±60		mA
ISC	Short Circuit Current	V _{IN} = ±1V, Output Shorted to Ground	±150		mA
XTLK	Channel to Channel Crosstalk	5 MHz	-90		dBc

⁽¹⁾ Electrical Table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that T_J = T_A. No specification of parametric performance is indicated in the electrical tables under conditions of internal self heating where T_J > T_A. See the *Power Dissipation* section for information on temperature de-rating of this device. Minimum and maximum ratings are based on product testing, characterization and simulation. Individual parameters are tested as noted.


Submit Documentation Feedback

⁽²⁾ Positive Value is current into device.

TEXAS INSTRUMENTS

6.7 Typical Characteristics


 $V_S = \pm 5 \text{ V}$ and $R_L = 100 \Omega$ (unless otherwise noted)





Typical Characteristics (continued)

 $V_S = \pm 5 \text{ V}$ and $R_L = 100 \Omega$ (unless otherwise noted)




-50 HD3 -55 -60 DISTORTION (dBc) -65 -70 -75 -80 -85 -90 HD2 -95 10 100 FREQUENCY (MHz)

-45

V_{OUT} = 2 V_{PP}

Figure 7. Harmonic Distortion vs Frequency

Figure 8. Harmonic Distortion vs Frequency







Figure 9. Harmonic Distortion vs Supply Voltage

Figure 10. Channel Switching Time







Figure 11. Disable Time

Figure 12. Pulse Response

TEXAS INSTRUMENTS

Typical Characteristics (continued)

 $V_S = \pm 5 \text{ V}$ and $R_L = 100 \Omega$ (unless otherwise noted)






Figure 13. Crosstalk




Figure 14. PSRR




Figure 15. PSRR

Figure 16. Closed-Loop Output Impedance




Figure 17. Closed-Loop Output Impedance



7 Detailed Description

7.1 Overview

The LMH6572 is a high-speed triple 2:1 analog multiplexer, optimized for very high speed and low distortion. With a fixed gain of 2 and excellent AC performance, the LMH6572 is ideally suited for switching high resolution, presentation grade video signals. The LMH6572 has no internal ground reference. Single or split supply configurations are both possible. The LMH6572 features very high speed channel switching and disable times. When disabled the LMH6572 output is high impedance, making multiplexer expansion possible by combining multiple devices.


7.2 Feature Description

7.2.1 Single Supply Operation

The LMH6572 uses mid-supply referenced circuits for the select and disable pins. In order to use the LMH6572 in single supply configuration, it is necessary to use a circuit similar to Figure 19. In this configuration the logical inputs are compatible with high breakdown open collector TTL, or open drain CMOS logic. In addition, the default logic state is reversed since there is a pull-up resistor on those pins. Single supply operation also requires the input to be biased to within the common mode input range of roughly ±2V from the mid-supply point.

7.2.2 Video Performance

The LMH6572 has been designed to provide excellent performance with production quality video signals in a wide variety of formats such as HDTV and High Resolution VGA. Best performance will be obtained with back-terminated loads. The back termination reduces reflections from the transmission line and effectively masks transmission line and other parasitic capacitances from the amplifier output stage. Figure 18 shows a typical configuration for driving a 75- Ω cable. The output buffer is configured for a gain of 2, so using back terminated loads will give a net gain of 1.



7.2.3 Gain Accuracy

The gain accuracy of the LMH6572 is accurate to $\pm 0.5\%$ (0.3% typical) and stable over temperature. The internal gain setting resistors, RF and RG, match very well; however, over process and temperature their absolute value will change.



Feature Description (continued)

7.2.4 Expanding the Multiplexer

It is possible to build higher density multiplexers by paralleling several LMH6572s. Figure 20 shows a 4:1 RGB MUX using two LMH6572s:




Figure 20. RGB MUX Using Two LMH6572's

If it is important in the end application to make sure that no two inputs are presented to the output at the same time, an optional delay block can be added prior to the ENABLE(EN) pin of each device, as shown. Figure 21 shows one possible approach to this delay circuit. The delay circuit shown will delay ENABLE's H to L transitions (R_1 and C_1 decay) but will not delay its L to H transition.




Figure 21. Delay Circuit Implementation

 R_2 should be kept small compared to R_1 in order to not reduce the $\overline{\text{ENABLE}}$ voltage and to produce little or no delay to the $\overline{\text{ENABLE}}$ L to H transition.

With the $\overline{\text{ENABLE}}$ pin putting the output stage into a high impedance state, several LMH6572's can be tied together to form a larger input MUX. However, there is a slight loading effect on the active output caused by the off-channel feedback and gain set resistors, as shown in Figure 21. Figure 22 is assuming there are four LMH6572 devices tied together to form a triple 8:1 MUX. With the internal resistors valued at approximately 800Ω , the gain error is about -0.57 dB, or about -6%.



Feature Description (continued)




Figure 22. Multiplexer Input Expansion by Combining Outputs

An alternate approach would be to tie the outputs directly together and let all devices share a common back termination resistor in order to alleviate the gain error issue above.

The drawback in this case is the increased capacitive load presented to the output of each LMH6572 due to the offstate capacitance of the LMH6572.



Feature Description (continued)

7.2.5 Other Applications

The LMH6572 may be utilized in systems that involve a single RGB channel as well whenever there is a need to switch between different "flavors" of a single RGB input.

Here are some examples:

- 1. RGB positive polarity, negative polarity switch
- 2. RGB full resolution, high-pass filter switch

In each of these applications, the same RGB input occupies one set of inputs to the LMH6572 and the other "flavor" would be tied to the other input set.

7.2.5.1 Driving Capacitive Loads

Capacitive output loading applications will benefit from the use of a series output resistor. Figure 23 shows the use of a series output resistor, R_{OUT}, to stabilize the amplifier output under capacitive loading. Capacitive loads of 5 to 120 pF are the most critical, causing ringing, frequency response peaking and possible oscillation. Figure 24 gives a recommended value for selecting a series output resistor for mitigating capacitive loads. The values suggested in the charts are selected for .5 dB or less of peaking in the frequency response. This gives a good compromise between settling time and bandwidth. For applications where maximum frequency response is needed and some peaking is tolerable, the value of R_{OUT} can be reduced slightly from the recommended values.






Figure 23. Decoupling Capacitive Loads





Submit Documentation Feedback

Copyright © 2005–2018, Texas Instruments Incorporated



8 Power Supply Recommendations

8.1 Power Dissipation

The LMH6572 is optimized for maximum speed and performance in the small form factor of the standard SSOP package. To achieve its high level of performance, the LMH6572 consumes 23 mA of quiescent current, which cannot be neglected when considering the total package power dissipation limit. To ensure maximum output drive and highest performance, thermal shutdown is not provided. Therefore, it is of utmost importance to make sure that the T_{JMAX} is never exceeded due to the overall power dissipation.

Follow these steps to determine the Maximum power dissipation for the LMH6572:

1. Calculate the quiescent (no-load) power:

$$P_{AMP} = I_{CC}^* (V_S)$$

where

•
$$V_S = V^+ - V^-$$

2. Calculate the RMS power dissipated in the output stage:

$$P_D$$
 (rms) = rms [($V_S - V_{OUT}$) * I_{OUT}]

where

- \bullet $\;\;$ V_{OUT} and I_{OUT} are the voltage across and the current through the external load
- V_S is the total supply voltage (2)
- 3. Calculate the total RMS power:

$$P_{T} = P_{AMP} + P_{D} \tag{3}$$

The maximum power that the LMH6572 package can dissipate at a given temperature can be derived with the following equation:

$$P_{MAX} = (150^{\circ}C - T_{AMB})/\theta_{JA}$$

where

- T_{AMB} = Ambient temperature (°C)
- θ_{JA} = Thermal resistance, from junction to ambient, for a given package (°C/W)

• For the SSOP package
$$\theta_{\rm JA}$$
 is 125 °C/W (4)

8.2 ESD Protection

The LMH6572 is protected against electrostatic discharge (ESD) on all pins. The LMH6572 will survive 2000V Human Body model and 200V Machine model events. Under normal operation the ESD diodes have no effect on circuit performance. There are occasions, however, when the ESD diodes will be evident. If the LMH6572 is driven by a large signal while the device is powered down the ESD diodes will conduct. The current that flows through the ESD diodes will either exit the chip through the supply pins or will flow through the device, hence it is possible to power up a chip with a large signal applied to the input pins. Shorting the power pins to each other will prevent the chip from being powered up through the input.



9 Layout

9.1 Layout Guidelines

Whenever questions about layout arise, use the LMH730151 evaluation board as a guide. To reduce parasitic capacitances, ground and power planes should be removed near the input and output pins. For long signal paths controlled impedance lines should be used, along with impedance matching elements at both ends. Bypass capacitors should be placed as close to the device as possible. Bypass capacitors from each rail to ground are applied in pairs. The larger electrolytic bypass capacitors can be located farther from the device; however, the smaller ceramic capacitors should be placed as close to the device as possible. In Figure 18 and Figure 19, the capacitor between V⁺ and V⁻ is optional, but is recommended for best second harmonic distortion. Another way to enhance performance is to use pairs of 0.01 µF and 0.1 µF ceramic capacitors for each supply bypass.

9.1.1 Evaluation Boards

Texas Instruments provides the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization. Many of the datasheet plots were measured with these boards.

DEVICE	PACKAGE	EVALUATION BOARD PART NUMBER		
LMH6572	SSOP	LMH730151		

An evaluation board can be shipped when a device sample request is placed with Texas Instruments.



10 Device and Documentation Support

10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMH6572MQ/NOPB	ACTIVE	SSOP	DBQ	16	95	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LH65 72MQ	Samples
LMH6572MQX/NOPB	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	LH65 72MQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH6572MQX/NOPB	SSOP	DBQ	16	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH6572MQX/NOPB	SSOP	DBQ	16	2500	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

ı.									
	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
	LMH6572MQ/NOPB	DBQ	SSOP	16	95	495	8	4064	3.05



SHRINK SMALL-OUTLINE PACKAGE




NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated