


Automotive-grade N-channel 650 V, 83 mΩ typ., 37 A MDmesh DM6 Power MOSFET in an HU3PAK package

Features



Order code	V _{DS}	R _{DS(on)} max.	I _D
STHU32N65DM6AG	650 V	97 mΩ	37 A

- AEC-Q101 qualified
- Fast-recovery body diode
- Lower R_{DS(on)} x area vs previous generation
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely dv/dt ruggedness
- Zener-protected
- Excellent switching performance thanks to the extra driving source pin



Applications

- Switching applications

Description

This high-voltage N-channel Power MOSFET is part of the MDmesh DM6 fast-recovery diode series. Compared with the previous MDmesh fast generation, DM6 combines very low recovery charge (Q_{rr}), recovery time (t_{rr}) and excellent improvement in R_{DS(on)} per area with one of the most effective switching behaviors available in the market for the most demanding high-efficiency bridge topologies and ZVS phase-shift converters.

Product status link

[STHU32N65DM6AG](#)

Product summary

Order code	STHU32N65DM6AG
Marking	32N65DM6
Package	HU3PAK
Packing	Tape and reel

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{GS}	Gate-source voltage	± 25	V
I_D ⁽¹⁾	Drain current (continuous) at $T_C = 25^\circ\text{C}$	37	A
	Drain current (continuous) at $T_C = 100^\circ\text{C}$	23	
I_{DM} ⁽²⁾	Drain current (pulsed)	120	A
P_{TOT}	Total power dissipation at $T_C = 25^\circ\text{C}$	320	W
dv/dt ⁽³⁾	Peak diode recovery voltage slope	100	V/ns
di/dt ⁽³⁾	Peak diode recovery current slope	1000	A/ μ s
dv/dt ⁽⁴⁾	MOSFET dv/dt ruggedness	100	V/ns
T_J	Operating junction temperature range	-55 to 150	$^\circ\text{C}$
T_{stg}	Storage temperature range		

1. Referred to TO-247 package.
2. Pulse width limited by safe operating area.
3. $I_{SD} \leq 37$ A, V_{DS} (peak) < $V_{(BR)DSS}$, $V_{DD} = 400$ V.
4. $V_{DS} \leq 520$ V.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance, junction-to-case	0.51	$^\circ\text{C}/\text{W}$
R_{thJB} ⁽¹⁾	Thermal resistance, junction-to-board	30	

1. When mounted on an 1-inch² FR-4, 2 Oz copper board.

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I_{AR}	Avalanche current, repetitive or non-repetitive (pulse width limited by T_J max)	6	A
E_{AS}	Single pulse avalanche energy (starting $T_J = 25^\circ\text{C}$, $I_D = I_{AR}$, $V_{DD} = 100$ V)	778	mJ

2 Electrical characteristics

$T_C = 25^\circ\text{C}$ unless otherwise specified

Table 4. On/off-state

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	650			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}$		5		μA
		$V_{GS} = 0 \text{ V}, V_{DS} = 650 \text{ V}, T_C = 125^\circ\text{C}$ ⁽¹⁾		200		
I_{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			± 5	μA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	3.25	4	4.75	V
$R_{\text{DS(on)}}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 18.5 \text{ A}$		83	97	$\text{m}\Omega$

1. Specified By Design – Not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	2211	-	pF
C_{oss}	Output capacitance		-	106	-	pF
C_{rss}	Reverse transfer capacitance		-	0.3	-	pF
$C_{oss \text{ eq.}}^{(1)}$	Equivalent output capacitance	$V_{DS} = 0 \text{ to } 520 \text{ V}, V_{GS} = 0 \text{ V}$	-	396	-	pF
R_G	Intrinsic gate resistance	$f = 1 \text{ MHz}, \text{open drain}$	-	1.5	-	Ω
Q_g	Total gate charge	$V_{DD} = 520 \text{ V}, I_D = 37 \text{ A}, V_{GS} = 0 \text{ to } 10 \text{ V}$ (see Figure 15. Test circuit for gate charge behavior)	-	52.6	-	nC
Q_{gs}	Gate-source charge		-	14.5	-	nC
Q_{gd}	Gate-drain charge		-	24.0	-	nC

1. $C_{oss \text{ eq.}}$ is defined as the constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 325 \text{ V}, I_D = 18.5 \text{ A}, R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 14. Switching times test circuit for resistive load and Figure 19. Switching time waveform)	-	20	-	ns
t_r	Rise time		-	9	-	ns
$t_{d(off)}$	Turn-off delay time		-	50	-	ns
t_f	Fall time		-	8	-	ns

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current		-		37	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		120	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 37 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.6	V
t_{rr}	Reverse recovery time	$I_{SD} = 37 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD} = 60 \text{ V}$	-	122		ns
Q_{rr}	Reverse recovery charge	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	0.62		μC
I_{RRM}	Reverse recovery current		-	9		A
t_{rr}	Reverse recovery time	$I_{SD} = 37 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s},$ $V_{DD} = 60 \text{ V}, T_J = 150 \text{ }^\circ\text{C}$	-	305		ns
Q_{rr}	Reverse recovery charge	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	4.18		μC
I_{RRM}	Reverse recovery current		-	23.5		A

1. Pulse width limited by safe operating area.
2. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics (curves)













Figure 1. Safe operating area

Figure 2. Maximum transient thermal impedance

Figure 3. Typical output characteristics

Figure 4. Typical transfer characteristics

Figure 5. Typical drain-source on-resistance

Figure 6. Typical gate charge characteristics


Figure 7. Typical capacitance characteristics

Figure 8. Normalized gate threshold vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Typical output capacitance stored energy

Figure 11. Normalized breakdown voltage vs temperature

Figure 12. Typical reverse diode forward characteristics


3 Test circuits

Figure 13. Switching times test circuit for resistive load




Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 14. Test circuit for gate charge behavior




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform




4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 HU3PAK package information

Figure 19. HU3PAK package outline




DM00674007_2

Table 8. HU3PAK package mechanical data


Ref.	Dimensions		
	mm		
	Min.	Typ.	Max.
A	3.40	3.50	3.60
A1		0.05	
b	0.50	0.60	0.70
b2	0.50	0.70	1.00
b3	0.80	0.90	1.00
c	0.40	0.50	0.60
c2	0.40	0.50	0.60
D	11.70	11.80	11.90
D1	8.80	8.955	9.10
E	13.90	14.00	14.10
E1	12.30	12.40	12.50
E2	7.75	7.80	7.85
e		1.27	
H	18.00	18.58	19.00
aaa		0.10	
L	2.40	2.52	2.60
L1		3.05	
L2	0.90	1.00	1.10
L3		0.26	
L4	0.075	0.125	0.175
L5	1.83	1.93	2.03
L6	2.14	2.24	2.34
L7	4.44	4.54	4.64
F1	2.90	3.00	3.10
F2	2.40	2.50	2.60
F3	0.25	0.35	0.45
N1	3.80	3.90	4.00
N2	0.25	0.30	0.45
N3	0.80	0.90	1.00
T	0.50	0.67	0.70
T2	9.18	9.38	9.43
V1		0 °	8 °
V2		0 °	8 °

Figure 20. HU3PAK recommended footprint (dimensions in mm)



4.2 HU3PAK packing information

Figure 21. HU3PAK carrier tape outline



DM00345054_3

Table 9. HU3PAK tape mechanical data

Dimension	Value
	mm
A ₀	14.40 ±0.10
B ₀	19.70
D	1.50 ±0.10
E	1.75 ±0.10
F	15.65 ±0.10
I ₀	11.00
I ₁	11.60 ±0.10
I ₂	8.00
I ₃	7.00
K ₀	4.20
P ₀	4.00 ±0.10
P ₁	20.00 ±0.10
P ₂	2.00 ±0.10
T	0.40 ±0.50
W	32.00 ±0.30

Figure 22. HU3PAK reel outline




Table 10. HU3PAK reel mechanical data

Dimension	Value
	mm
Reel width	32.0
Reel inner width	33.4 ±1.0
Reel outer width	37.4 ±1.0

Revision history

Table 11. Document revision history

Date	Revision	Changes
28-Apr-2021	1	First release.
16-Sep-2021	2	Updated <i>Table 5. Dynamic</i> , the note in <i>Table 4. On/off-state</i> and <i>Section 2.1 Electrical characteristics (curves)</i> . Minor text changes.
11-Nov-2021	3	Modified <i>Table 8. HU3PAK package mechanical data</i> . Minor text changes.

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	5
3	Test circuits	7
4	Package information.....	8
4.1	HU3PAK package information.....	8
4.2	HU3PAK packing information.....	11
	Revision history	13

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved