Coetec Micro-Technology Co.,Ltd. Tel:0755-25880440 http://www.coetec.com

# ST.

## **TDA737**

### 2 x 30W DUAL/QUAD POWER AMPLIFIER FOR CAR RADIO

- HIGH OUTPUT POWER CAPABILITY: 2 x 35W max./4Ω
  2 x 30W/4Ω EIAJ
  2 x 30W/4Ω EIAJ
  2 x 20W/4Ω @14.4V, 1KHz, 10%
  4 x 6W/4Ω @14.4V, 1KHz, 10%
  4 x 10W/2Ω @14.4V, 1KHz, 10%
- MINIMUM EXTERNAL COMPONENTS COUNT:
  - NO BOOTSTRAP CAPACITORS
  - NO BOUCHEROT CELLS
  - INTERNALLY FIXED GAIN (26dB BTL)
- ST-BY FUNCTION (CMOS COMPATIBLE)
- NO AUDIBLE POP DURING ST-BY OPERATIONS
- DIAGNOSTICS FACILITY FOR:
  - CLIPPING
  - OUT TO GND SHORT
  - OUT TO V<sub>S</sub> SHORT
  - SOFT SHORT AT TURN-ON
  - THERMAL SHUTDOWN PROXIMITY

Protections:

OUPUT AC/DC SHORT CIRCUIT

#### BLOCK DIAGRAM



- OVERRATING CHIP TEMPERATURE WITH SOFT THERMAL LIMITER
- LOAD DUMP VOLTAGE SURGE
- VERY INDUCTIVE LOADS
- FORTUITOUS OPEN GND
- REVERSED BATTERY
- ESD



September 1998

Coetec Micro-Technology Co.,Ltd.

Tel:0755-25880440 http://www.coetec.com

#### **TDA737**

#### DESCRIPTION

The TDA7377 is a new technology class AB car radio amplifier able to work either in DUAL BRIDGE or QUAD SINGLE ENDED configuration. The exclusive fully complementary structure of the output stage and the internally fixed gain guarantees the highest possible power performances with extremely reduced component count. The on-board clip detector simplifies gain compression operation. The fault diagnostics makes it possible to detect mistakes during car radio set assembly and wiring in the car.

#### **GENERAL STRUCTURE**

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>op</sub>	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
V <sub>peak</sub>	Peak Supply Voltage (for t = 50ms)	50	V
lo	Output Peak Current (not repetitive t = 100µs)	4.5	А
Ι <sub>Ο</sub>	Output Peak Current (repetitive f > 10Hz)	3.5	А
P <sub>tot</sub>	Power Dissipation (T <sub>case</sub> = 85°C)	36	W
T <sub>stg</sub> , T <sub>j</sub>	Storage and Junction Temperature	-40 to 150	°C

#### THERMAL DATA

[	Symbol	bol Description		Value	Unit
[	R <sub>th j-case</sub>	Thermal Resistance Junction-case	Max	1.8	°C/W

#### **PIN CONNECTION** (Top view)



Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		8		18	V
ld	Total Quiescent Drain Current	R <sub>L</sub> = ∞			150	mA
Vos	Output Offset Voltage				150	mV
Po	Output Power	THD = 10%; $R_L = 4\Omega$ Bridge Single Ended Single Ended, $R_L = 2\Omega$	18 5.5	20 6 10		W W W
P <sub>O max</sub>	Max. Output Power (***)	VS = 14.4V, Bridge	31	35		W
P <sub>O EIAJ</sub>	EIAJ Output Power (***)	V <sub>S</sub> = 13.7V, Bridge	27	30		W
THD	Distortion	$ \begin{array}{l} R_{L} = 4\Omega \\ Single Ended, \ P_{O} = 0.1 \ to \ 4W \\ Bridge, \ P_{O} = 0.1 \ to \ 10W \end{array} $		0.02 0.03	0.3	%
СТ	Cross Talk	f = 1KHz Single Ended f = 10KHz Single Ended		70 60		dB dB
		f = 1KHz Bridge f = 10KHz Bridge	55	60		dB dB
R <sub>IN</sub>	Input Impedance	Single Ended Bridge	20 10	30 15		ΚΩ ΚΩ
Gv	Voltage Gain	Single Ended Bridge	19 25	20 26	21 27	dB dB
Gv	Voltage Gain Match				0.5	dB
E <sub>IN</sub>	Input Noise Voltage	R <sub>g</sub> = 0; "A" weighted, S.E. Non Inverting Channels Inverting Channels		2 5		μV μV
		Bridge Rg = 0; 22Hz to 22KHz		3.5		μV
SVR	Supply Voltage Rejection	R <sub>g</sub> = 0; f = 300Hz	50			dB
A <sub>SB</sub>	Stand-by Attenuation	P <sub>O</sub> = 1W	80	90		dB
I <sub>SB</sub>	ST-BY Current Consumption	V <sub>ST-BY</sub> = 0 to 1.5V			100	μA
V <sub>SB</sub>	ST-BY In Threshold Voltage				1.5	V
V <sub>SB</sub>	ST-BY Out Threshold Voltage		3.5			V
I <sub>pin7</sub>	ST-BY Pin Current	Play Mode V <sub>pin7</sub> = 5V			50	μA
		Max Driving Current Under Fault (*)			5	mA
I <sub>cd off</sub>	Clipping Detector Output Average Current	d = 1% (**)		90		μA
I <sub>cd on</sub>	Clipping Detector Output Average Current	d = 5% (**)		160		μA
V <sub>sat pin10</sub>	Voltage Saturation on pin 10	Sink Current at Pin 10 = 1mA			0.7	V

**ELECTRICAL CHARACTERISTICS** (Refer to the test circuit, V<sub>S</sub> = 14.4V; R<sub>L</sub> = 4 $\Omega$ ; f = 1KHz; T<sub>amb</sub> = 25°C, unless otherwise specified

(\*) See built-in S/C protection description (\*\*) Pin 10 Pulled-up to 5V with 10K $\Omega$ ; R<sub>L</sub> = 4 $\Omega$ (\*\*\*) Saturated square wave output.

57

#### STANDARD TEST AND APPLICATION CIRCUIT

#### Figure 1: Quad Stereo



#### Figure 2: Double Bridge



#### Figure 3: Stereo/Bridge



Tel:0755-25880440 http://www.coetec.com

#### **High Application Flexibility**

The availability of 4 independent channels makes it possible to accomplish several kinds of applications ranging from 4 speakers stereo (F/R) to 2 speakers bridge solutions.

In case of working in single ended conditions the polarity of the speakers driven by the inverting amplifier must be reversed respect to those driven by non inverting channels.

This is to avoid phase inconveniences causing sound alterations especially during the reproduction of low frequencies.

#### Easy Single Ended to Bridge Transition

The change from single ended to bridge configurations is made simply by means of a short circuit across the inputs, that is no need of further external components.

### Gain Internally Fixed to 20dB in Single Ended, 26dB in Bridge

Advantages of this design choice are in terms of: components and space saving

 output noise, supply voltage rejection and distortion optimization.

### Silent Turn On/Off and Muting/Stand-by Function

The stand-by can be easily activated by means of a CMOS level applied to pin 7 through a RC filter. Under stand-by condition the device is turned off completely (supply current =  $1\mu$ A typ.; output attenuation = 80dB min.).

Every ON/OFF operation is virtually pop free.

Furthemore, at turn-on the device stays in muting condition for a time determined by the value assigned to the SVR capacitor.

While in muting the device outputs becomes insensitive to any kinds of signal that may be present at the input terminals. In other words every transient coming from previous stages produces no unplesant acoustic effect to the speakers.

#### STAND-BY DRIVING (pin 7)

Some precautions have to be taken in the definition of stand-by driving networks: pin 7 cannot be directly driven by a voltage source whose current capability is higher than 5mA. In practical cases a series resistance has always to be inserted, having it the double purpose of limiting the current at pin 7 and to smooth down the stand-by ON/OFF transitions - in combination with a capacitor - for output pop prevention.

In any case, a capacitor of at least 100nF from pin 7 to S-GND, with no resistance in between, is necessary to ensure correct turn-on.

#### OUTPUT STAGE



The fully complementary output stage was made possible by the development of a new component: the ST exclusive power ICV PNP.

A novel design based upon the connection shown in fig. 20 has then allowed the full exploitation of its possibilities.

The clear advantages this new approach has over classical output stages are as follows:

#### Rail-to-Rail Output Voltage Swing With No Need of Bootstrap Capacitors.

The output swing is limited only by the VCEsat of the output transistors, which is in the range of  $0.3\Omega$  (R<sub>sat</sub>) each.

Classical solutions adopting composite PNP-NPN for the upper output stage have higher saturation loss on the top side of the waveform. This unbalanced saturation causes a significant power reduction. The only way to recover power consists of the addition of expensive bootstrap capacitors.

#### Absolute Stability Without Any External Compensation.

Referring to the circuit of fig. 20 the gain  $V_{Out}/V_{In}$  is greater than unity, approximately 1+ R2/R1. The DC output ( $V_{CC}/2$ ) is fixed by an auxiliary amplifier common to all the channels. By controlling the amount of this local feedback it is possible to force the loop gain (A\* $\beta$ ) to less than unity at frequency for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Most remarkably, the above feature has been achieved in spite of the very low closed loop gain of the amplifier.

In contrast, with the classical PNP-NPN stage, the solution adopted for reducing the gain at high frequencies makes use of external RC networks, namely the Boucherot cells.

#### **BUILT-IN SHORT CIRCUIT PROTECTION**

Figure 20: The New Output Stage



Coetec Micro-Technology Co., Ltd.

Tel:0755-25880440 http://www.coetec.com

#### **TDA737**

Reliable and safe operation, in presence of all kinds of short circuit involving the outputs is assured by BUILT-IN protectors. Additionally to the AC/DC short circuit to GND, to Vs, across the speaker, a SOFT SHORT condition is signalled out during the TURN-ON PHASE so assuring correct operation for the device itself and for the loudspeaker.

This particular kind of protection acts in a way to avoid that the device is turned on (by ST-BY) when a resistive path (less than 16 ohms) is present between the output and GND. As the involved circuitry is normally disabled when a current higher than 5mA is flowing into the ST-BY pin, it is important, in order not to disable it, to have the external current source driving the ST-BY pin limited to 5mA.

This extra function becomes particularly attractive when, in the single ended configuration, one capacitor is shared between two outputs (see fig. 21).

Figure 21.



Supposing that the output capacitor  $C_{out}$  for any reason is shorted, the loudspeaker will not be damaged being this soft short circuit condition revealed.

#### **Diagnostics Facility**

The TDA7377 is equipped with a diagnostic circuitry able to detect the following events:

- Clipping in the output signal
- Thermal shutdown
- Output fault:
  - short to GND
  - short to Vs
  - soft short at turn on

The information is available across an open collector output (pin 10) through a current sinking when the event is detected





A current sinking at pin 10 is triggered when a certain distortion level is reached at any of the outputs. This function allows gain compression possibility whenever the amplifier is overdriven.

#### **Thermal Shutdown**

In this case the output 10 will signal the proximity of the junction temperature to the shutdown threshold. Typically current sinking at pin 10 will start ~ $10^{\circ}$ C before the shutdown threshold is reached.

#### HANDLING OF THE DIAGNOSTICS INFORMA-

Figure 23: Output Fault Waveforms (see fig. 24)



#### Coetec Micro-Technology Co.,Ltd.

Tel:0755-25880440 http://www.coetec.com

#### Figure 24: Fault Waveforms



#### TION

As various kinds of information is available at the same pin (clipping detection, output fault, thermal proximity), this signal must be handled properly in order to discriminate each event.

This could be done by taking into account the different timing of the diagnostic output during each case.

Figure 25: Waveforms



#### Coetec Micro-Technology Co.,Ltd.

Tel:0755-25880440 http://www.coetec.com

#### **TDA737**

Normally the clip detector signalling produces a low level at pin 10 that is shorter than that present under faulty conditions; based on this assumption

an interface circuitry to differentiate the information is represented in the schematic of fig. 26.

#### Figure 26.



#### PCB-LAYOUT GROUNDING (general rules)

The device has 2 distinct ground leads, P-GND (POWER GROUND) and S-GND (SIGNAL GROUND) which are practically disconnected from each other at chip level. Proper operation requires that P-GND and S-GND leads be connected together on the PCB-layout by means of reasonablylow-resistance tracks.

As for the PCB-ground configuration, a star-like arrangement whose center is represented by the supply-filtering electrolytic capacitor ground is highly advisable. In such context, at least 2 separate paths have to be provided, one for P-GND and one for S-GND. The correct ground assignments are as follows:

STANDBY CAPACITOR, pin 7 (or any other standby driving networks): on S-GND

SVR CAPACITOR (pin 6): on S-GND and to be placed as close as possible to the device.

INPUT SIGNAL GROUND (from active/passive signal processor stages): on S-GND.

SUPPLY FILTERING CAPACITORS (pins 3,13): on P-GND. The (-) terminal of the electrolytic capacitor has to be directly tied to the battery (-) line and this should represent the starting point for all the ground paths.

# Coetec Micro-Technology Co.,Ltd. Tel:0755-25880440 http://www.coetec.com

DIM.	mm			inch			
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
А			5			0.197	
В			2.65			0.104	
С			1.6			0.063	
D		1			0.039		
E	0.49		0.55	0.019		0.022	
F	0.66		0.75	0.026		0.030	
G	1.02	1.27	1.52	0.040	0.050	0.060	
G1	17.53	17.78	18.03	0.690	0.700	0.710	
H1	19.6			0.772			
H2			20.2			0.795	
L	21.9	22.2	22.5	0.862	0.874	0.886	
L1	21.7	22.1	22.5	0.854	0.870	0.886	
L2	17.65		18.1	0.695		0.713	
L3	17.25	17.5	17.75	0.679	0.689	0.699	
L4	10.3	10.7	10.9	0.406	0.421	0.429	
L7	2.65		2.9	0.104		0.114	
М	4.25	4.55	4.85	0.167	0.179	0.191	
M1	4.63	5.08	5.53	0.182	0.200	0.218	
S	1.9		2.6	0.075		0.102	
S1	1.9		2.6	0.075		0.102	
Dia1	3.65		3.85	0.144		0.152	





57

9/10

# Coetec Micro-Technology Co.,Ltd. Tel:0755-25880440 http://www.coetec.com

**TDA737** 

DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
A			5			0.197	
В			2.65			0.104	
С			1.6			0.063	
E	0.49		0.55	0.019		0.022	
F	0.66		0.75	0.026		0.030	
G	1.14	1.27	1.4	0.045	0.050	0.055	
G1	17.57	17.78	17.91	0.692	0.700	0.705	
H1	19.6			0.772			
H2			20.2			0.795	
L		20.57			0.810		
L1		18.03			0.710		
L2		2.54			0.100		
L3	17.25	17.5	17.75	0.679	0.689	0.699	
L4	10.3	10.7	10.9	0.406	0.421	0.429	
L5		5.28			0.208		
L6		2.38			0.094		
L7	2.65		2.9	0.104		0.114	
S	1.9		2.6	0.075		0.102	
S1	1.9		2.6	0.075		0.102	
Dia1	3.65		3.85	0.144		0.152	





10/10