
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 7 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

#### description/ordering information


The 'LV367A devices are hex buffers and line drivers designed for 2-V to 5.5-V V<sub>CC</sub> operation. These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'LV367A devices are organized as dual 4-line and 2-line buffers/drivers with active-low output-enable ( $1\overline{OE}$  and  $2\overline{OE}$ ) inputs. When  $\overline{OE}$  is low, the device passes noninverted data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

#### SN54LV367A . . . J OR W PACKAGE SN74LV367A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



# SN54LV367A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### **ORDERING INFORMATION**

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	2010 P	Tube of 40	SN74LV367AD	11/0074
	SOIC - D	Reel of 2500	SN74LV367ADR	LV367A
	SOP - NS	Reel of 2000	SN74LV367ANSR	74LV367A
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74LV367ADBR	LV36A
	TSSOP – PW	Reel of 2000	SN74LV367APWR	11/2074
	1550P – PW	Reel of 250	SN74LV367APWT	LV367A
	TVSOP - DGV	Reel of 2000	SN74LV367ADGVR	LV367A
	CDIP – J	Tube of 25	SNJ54LV367AJ	SNJ54LV367AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV367AW	SNJ54LV367AW
	LCCC - FK	Tube of 55	SNJ54LV367AFK	SNJ54LV367AFK

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# FUNCTION TABLE (each buffer/driver)

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	Н
L	L	L
Н	Χ	Z

#### logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high-imp	pedance or
power-off state, VO (see Note 1)	0.5 V to 7 V
Output voltage range applied in the high or low sta	ate, $V_O$ (see Notes 1 and 2)0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
- 00	package 73°C/W
DE	B package 82°C/W
	GV package 120°C/W
NS	S package 64°C/W
PV	W package 108°C/W

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



### recommended operating conditions (see Note 4)

			SN54L	.V367A	SN74L	.V367A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
V	High level input values	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V	
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		V <sub>CC</sub> = 2 V		0.5		0.5		
.,	Lave lave Carred vallage	V <sub>CC</sub> = 2.3 V to 2.7 V		V <sub>CC</sub> ×0.3		$V_{CC} \times 0.3$		
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> ×0.3		$V_{CC} \times 0.3$	V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> ×0.3		$V_{CC} \times 0.3$		
٧ı	Input voltage		0	5.5	0	5.5	V	
.,	Outratualisms	High or low state	0	√Vcc	0	VCC	V	
VO	Output voltage	3-state	0	0 5.5		5.5	v	
		V <sub>CC</sub> = 2 V	2	-50		-50	μΑ	
	I Park I and and and an area	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	20	-2		-2		
ЮН	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V	Q	-8		-8	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		-16		-16		
		V <sub>CC</sub> = 2 V		50		50	μΑ	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2		
lol	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8		8	mA	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16		16		
		V <sub>CC</sub> = 2.3 V to 2.7 V		200		200		
Δt/Δν	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V		100		100	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V		20		20		
TA	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LV367A, SN74LV367A HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SCLS398G - APRIL 1998 - REVISED APRIL 2005

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEGT CONDITIONS		SN54	4LV367A		SN74	LV367A	1	
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
V	I <sub>OH</sub> = -2 mA	2.3 V	2			2			V
Voн	I <sub>OH</sub> = -8 mA	3 V	2.48			2.48			V
	I <sub>OH</sub> = -16 mA	4.5 V	3.8	2		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		(A)	0.1			0.1	
.,	I <sub>OL</sub> = 2 mA	2.3 V		25	0.4			0.4	V
V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	3 V		Q	0.44			0.44	V
	I <sub>OL</sub> = 16 mA	4.5 V	1	0	0.55			0.55	
lį	V <sub>I</sub> = 5.5 V or GND	0 to 5.5 V	90		±1			±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V	DA.		±5			±5	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_{I}$ or $V_{O} = 0$ to 5.5 V	0			5			5	μΑ
Ci	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		3			3		pF
Co	$V_I = V_{CC}$ or GND	3.3 V		5.2			5.2		pF

# switching characteristics over recommended operating free-air temperature range $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			SN54L	V367A	SN74L\	/367A	
PARAMETER	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd	А	Υ			6.4*	12.7*	1*	16*	1	16	
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 15 pF		6.9*	14.9*	1*	20*	1	20	ns
<sup>t</sup> dis	ŌĒ	Y			6.4*	14.9*	1*	20*	1	20	
t <sub>pd</sub>	А	Υ			8.6	17.5	1/	21	1	21	
t <sub>en</sub>	ŌĒ	Υ			9.4	19.7	770	25	1	25	
<sup>t</sup> dis	ŌĒ	Y	$C_L = 50 pF$		10.1	19.7	Q 1	25	1	25	ns
t <sub>sk(o)</sub>				_		2	V			2	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

# switching characteristics over recommended operating free-air temperature range $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T <sub>A</sub> = 25°C			SN54L	V367A	SN74L			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> pd	А	Υ			4.7*	8.3*	1*	10*	1	10		
t <sub>en</sub>	ŌE	Υ	C <sub>L</sub> = 15 pF		5.1*	10.5*	1*	12.5*	1	12.5	ns	
<sup>t</sup> dis	ŌĒ	Y			4.9*	10.5*	1*	12.5*	1	12.5		
t <sub>pd</sub>	А	Υ			6.2	11.8	1/	13.5	1	13.5		
t <sub>en</sub>	ŌĒ	Y	0 50 - 5		6.8	14	777	16	1	16		
<sup>t</sup> dis	ŌĒ	Y	C <sub>L</sub> = 50 pF		7.3	13.6	Q 1	15.5	1	15.5	ns	
t <sub>sk(o)</sub>						1.5	7			1.5		

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

242445752	FROM	то	LOAD	T,	4 = 25°C	;	SN54L	/367A	SN74L	/367A		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> pd	А	Υ			3.6*	5.9*	1*	7.	1	7		
t <sub>en</sub>	ŌĒ	Υ	C <sub>L</sub> = 15 pF		3.8*	7.2*	1*	8.5*	1	8.5	ns	
<sup>t</sup> dis	ŌĒ	Υ			2.6*	7.2*	1*	8.5*	0	8.5		
<sup>t</sup> pd	А	Υ			4.5	7.9	1/	9	1	9		
t <sub>en</sub>	ŌĒ	Υ	0 50 5		4.9	9.2	) <del>//</del> (	10.5	1	10.5		
t <sub>dis</sub>	ŌĒ	Υ	C <sub>L</sub> = 50 pF		4.5	9.2	Q 1	10.5	0	10.5	ns	
tsk(o)						1	4			1		

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC} = 3.3 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 5)


	DADAMETED	SN			
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.5	0.8	V
V <sub>OL</sub> (V)	Quiet output, minimum dynamic VOL		-0.2	-0.8	V
VOH(V)	Quiet output, minimum dynamic VOH		3		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	VCC	TYP	UNIT	
<u> </u>	Dower dissination conscitones	C. F0 pF	f = 10 MHz	3.3 V	14.9	PF
Cpd	Power dissipation capacitance	$C_L = 50 pF$ ,	1 = 10 MHZ	5 V	17.4	рг

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics:  $PRR \le 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_f \le 3 \text{ ns}$ ,  $t_f \le 3 \text{ ns}$ .
- D. The outputs are measured one at a time, with one input transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpz and tpzH are the same as ten.
- G. tpHL and tpLH are the same as tpd.
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



13-Aug-2021

www.ti.com

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LV367AD	ACTIVE	SOIC	D	16	40	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ADE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ADGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV367A	Samples
SN74LV367APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367APWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples
SN74LV367APWT	ACTIVE	TSSOP	PW	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LV367A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 13-Aug-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV367ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV367ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV367ANSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV367APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV367APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 3-Aug-2021



\*All dimensions are nominal

7 til diffictiolorio are florilliai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV367ADGVR	TVSOP	DGV	16	2000	853.0	449.0	35.0
SN74LV367ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV367ANSR	SO	NS	16	2000	853.0	449.0	35.0
SN74LV367APWR	TSSOP	PW	16	2000	853.0	449.0	35.0
SN74LV367APWT	TSSOP	PW	16	250	853.0	449.0	35.0

# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### **MECHANICAL DATA**

# NS (R-PDSO-G\*\*)

# 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated