[⊗]ZiLŒ

(MARCOM) DC2851 DOCUMENT CONTROL MASTER CUSTOMER PROCUREMENT SPECIFICATION

Z8036 Z8000® Counter/Timer and Parallel I/O Unit

GENERAL DESCRIPTION

The Z8036 Z-CIO Counter/Timer and Parallel I/O element is a general-purpose peripheral circuit, satisfying most counter/timer and parallel I/O needs encountered in system designs. This versatile device contains three I/O ports and three counter/timers. Many programmable options tailor its configuration to specific applications. The use of the device is simplified by making all internal registers (command, status, and data) readable and (except for status bits) writable. In addition, each register is given its own unique address so that it can be accessed directly-no special sequential operations are required. The Z-CIO is directly Z-Bus compatible.



Figure 1. Pin Functions



3 2 1 44 43 42 41 4 ∎⁄ŵ CS NC ĀŠ 30 GND . 37 PA₀ P8; 10 × PA 1 PA₂ PA₃ PB₁ 11 25 PB2 28030 2-CIO 12 34 P8; 13 PA., 33 P8. PAs PAs 14 32 78, 15 91 -16 PA, 30 P8, 20 18 19 20 21 22 40 40 40 40 40 34 47 A



Figure 2a. 40-pin Dual-In-Line Package (DIP), Pin Assignments

GENERAL DESCRIPTION (Continued)



• F:

Figure 3. Z-CIO Block Diagram



Figure 4. Ports A and B Block Diagram



,

•





Figure 8. Counter/Timer Block Diagram

GENERAL DESCRIPTION (Continued)

Absolute	Voltages on all pins with respect
Maximum	to GND $-0.3V$ to $+7.0V$
Ratings	Operating Ambient
	Temperature See Ordering Information
	Storage Temperature65°C to +150°C

Standard Test Conditions	The DC characteristics and capacitance sec- tions below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows
	into the referenced pin.

Standard conditions are as follows:

■ +4.75 V ≤
$$V_{CC}$$
 ≤ +5.25 V



Figure 21. Standard Test Load

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only: operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ GND = 0 V

TA as specified in Ordering Information

All ac parameters assume a load capacitance of 50 pf max.

The Ordering Information section lists temperature ranges and product numbers. Package drawings are in the Package Information section in this book. Refer to the Literature List for additional documentation.



Figure 22. Open-Drain Test Load

DC	Symbol	Parameter	Min	Max	Unit	Condition
Charac- teristics	V _{IH}	Input High Voltage	2.0	V _{CC} +0.3	v	
	V _{IL}	Input Low Voltage	-0.3	0.8	v	
	V _{OH}	Output High Voltage	2.4		v	$I_{OH} = -250 \ \mu \bar{A}$
	VOL	Output Low Voltage		0.4	v	$I_{OL} = +2.0 \text{ mA}$
				0.5	v	$l_{OL} = +3.2 \text{ mA}$
	II	Input Leakage		±10.0	μĂ	$0.4 \le V_{\rm IN} \le +2.4 \rm V$
	IOL	Output Leakage		± 10.0	μA	$0.4 \le V_{OUT} \le +2.4 V$
	Icc	V _{CC} Supply Current		200	mA	001

 V_{CC} = 5 V ± 5% unless otherwise specified, over specified temperature range.

Capacitance	Symbol	Parameter	Min	Max	Unit	Test Condition
	CIN	Input Capacitance		10	pf	
	COUT	Output Capacitance		15	pf	
	C _{VO}	Bidirectional Capacitance		2 0	pf	

f = 1 MHz, over specified temperature range.

Unmeasured pins returned to ground.

TIMING DIAGRAMS



AC CHARACTERISTICS

No.	Symbol	Barameter	-	MHz		
		Parameter	Min	Max	Notes	
1	TwAS	AS Low Width	50	2000		
2	TsA(AS)	Address to AS 1 Setup Time	10		1	
3	ThA(AS)	Address to AS 1 Hold Time	30		1	
4 -	—TsA(DS) ——	Address to DS Setup Time		· · ·		
5	TsCSO(AS)	CS ₀ to AS t Setup Time	0		-	
6	ThCSO(AS)	\overline{CS}_0 to \overline{AS} † Hold Time	40		-	
7	TdAS(DS)	AS t to DS I Delay	40		1	
8	-TsCS1(DS)	CS ₁ to DS 1 Setup Time	80		·	
9	TsRWR(DS)	R/\overline{W} (Read) to $\overline{DS} \downarrow$ Setup Time	80			
10	TsRWW(DS)	R/\overline{W} (Write) to \overline{DS} ! Setup Time	0			
11	TwDS	DS Low Width	250			
12-	- TsDW(DSf)	Write Data to DS I Setup Time				
13	TdDS(DRV)	DS (Read) to Address Data Bus Driven	0			
14	TdDSf(DR)	DS 1 to Read Data Valid Delay	v	180		
15	ThDW(DS)	Write Data to DS 1 Hold Time	20			
16—	- TdDSr(DR)	- DS I to Read Data Not Valid Delay-	0			
17	TdDS(DRz)	DS 1 to Read Data Float Delay		45	2	
18	ThRW(DS)	R/W to DS t Hold Time	40		2	
19	ThCS1(DS)	CS ₁ to DS I Hold Time	40			
20	-TdDS(AS)	DS I to AS I Delay				
21	Trc	Valid Access Recovery Time	650		3	
22	TdPM(INT)	Pattern Match to INT Delay (Bit Port)		1+800	6	
23	TdACK(INT)	ACKIN to INT Delay (Port with Handshake)		4+600	4,6	
24 —	-TdCI(INT)	- Counter Input to INT Delay (Counter Mode)		-1 + 700	6	
25	TdPC(INT)	PCLK to INT Delay (Timer Mode)		1 + 700	6	
36	TdAS(INT)	AS to INT Delay			Ū	
7	TsIA(AS)	INTACK to AS 1 Setup Time	0			
8	ThIA(AS)	INTACK to AS t Hold Time	250			
9	TsAS(DSA)	AS 1 to DS (Acknowledge) 1 Setup Time	250 250		F	
0	TdDSA(DR)	-DS (Acknowledge) I to Read Data Valid Delay-	20 0		5	
1	TwDSA	DS (Acknowledge) Low Width	25 0	-100		
2	TdAS(IEO)	AS t to IEO I Delay (INTACK Cycle)		260	E	
3—	TdIEI(IEO)	-IEI to IEO Delay		250	5	
4	TsIEI(DSA)	IEO to DS (Acknowledge) Setup Time	70			
5	ThIEI(DSA)	IEI to DS (Acknowledge) † Hold Time	70 70		5	
	•		10			

NOTES:

1. Parameter does not apply to Interrupt Acknowledge tran-

 sections.
Float delay is measured to the time when the output has changed 0.5 V from steady state with minimum ac load and maximum dc load.

3. This is the delay from DS 1 of one CIO access to DS I of another CIO access.

4. The delay is from DAV I for 3-Wire Input Handshake. The delay is from DAC 1 for 3-Wire Output Handshake. One additional AS cycle is required for ports in the Single Buffered mode.

* Units in nanoseconds (ns), except as noted.

5. The parameters for the devices in any particular deisy chain must meet the following constraint: the delay from \overline{AS} 1 to \overline{DS} 1 must be greater than the sum of TdAS(1EO) for the highest priority peripheral, TalEI(DSA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain. 6. Units equal to AS cycle + ns.

r

7. The AS functions as the clock to the 8036. If AS strobe slops, then data does not get clocked through the device. AS cycle functions similar to a clock cycle, following AS timing specifications. Refer to 7-1 of the Technical Manual.

TIMING DIAGRAMS



-

Handshake







3-Wire

Handshake



TIMING DIAGRAMS (Continued)

No.	Symbol	Parameter	Min	Max	Notes*	
1	TsDI(ACK)	Data Input to ACKIN Setup Time	0	· · · · · ·		
2	ThDI(ACK)	Data Input to ACKIN Hold Time - Strobed Handshake	330			
З	TdACKi(RFD)	ACKIN 1 to RFD 1 Delay	0			
4	-TwACKI-	- ACKIN Low Width - Strobed Handshake	<u> </u>			
5	TwACKh	ACKIN High Width - Strobed Handshake	165			
6	TdRFDr(ACK)	RFD † to ACKIN Delay	0			
7	TsDO(DAV)	Data Out to DAV ! Setup Time	20		1	
8	TdDAVf(ACK)	DAV I to ACKIN I Delay	0		-	
9-	-ThDO(ACK)	Data Out to ACKIN Hold Time	i		2	
10	TdACK(DAV)	ACKIN 1 to DAV 1 Delay	1		2	
11	ThDI(RFD)	Data Input to RFD Hold Time - Interlocked Handshake	ò		2	
12	TdRFDf(ACK)	RFD 1 to ACKIN 1 Delay - Interlocked Handshake	0			
13—	-TdACKr(RFD)-	ACKIN † (DAV †) to RFD † Delay - Interlocked	0			
14	TdDAVr(ACK)	DAV t to ACKIN t (RFD t) - Interlocked and 3-Wire Handshake	0			
15	TdACK(DAV)	ACKIN † (RFD †)to DAV † Delay - Interlocked and 3-Wire Handshake	0			
16—	-TdDAVIf(DAC)-	DAV I to DAC 1 Delay - Input 3-Wire Handshake	0			
17	ThDI(DAC)	Data Input to DAC † Hold Time - 3-Wire Handshake	0			
18	TdDACOr(DAV)	DAC 1 to DAV 1 Delay - Input 3-Wire Handshake	0			
19		DAV 1 to DAC 1 Delay - Input 3-Wire Handshake	0			
20-	-TdDAVOf(DAC)-	-DAV I to DAC 1 Delay - Output 3-Wire Handshake	— 0 <u>—</u>			
21	ThDO(DAC)	Data Output to DAC 1 Hold Time - 3-Wire Handshake	1		2	
22	TdDACIr(DAV)	DAC 1 to DAV 1 Delay - Output 3-Wire Handshake	1		2	
23		DAV 1 to DAC Delay - Output 3-Wire Handshake	0		_	

٠

NOTES: 1. This time can be extended through the use of the deskew

timers. 2. Units equal to AS cycle.

*All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0". Units in nanoseconds (ns), except as noted.

Counter/ Timer Timing

•



				MHz		
No.	Symbol	Parameter	Min	Max	Notes*	
1	TcPC	PCLK Cycle Time	165	4000	1	
2	TwPCh	PCLK High Width	7 0	2000		
3	TwPC1	PCLK Low Width	7 0	200 0		
4	TfPC	PCLK Fall Time		10		
5	TrPC	PCLK Rise Time		10		
6-	- TcCI	Counter Input Cycle Time	330		-	
7	TCIh	Counter Input High Width	150			
8	TwCI1	Counter Input Low Width	150			
9	TíCI	Counter Input Fall Time		15		
10	TrCI	Counter Input Rise Time		15		
11 -	- TsTI(PC)				2	
12	TsTI(CI)	Trigger Input to Counter Input Setup Time (Counter Mode)	100		2	
13	TwTl	Trigger Input Pulse Width (High or Low)	130			
14 —	- TsGI(PC)	Gate Input to PCLK Setup Time	100		2	
15	TsGI(CI)	Gate Input to Counter Input 4 Setup Time (Counter Mode)	80		2	
16	ThGI(PC)	Gate Input to PCLK Hold Time (Timer Mode)	7 0		2	
17 —	-ThGI(CI)	Gate Input to Counter Input 4 Hold Time (Counter Mode)	70		2	
18	TdPC(CO)	PCLK to Counter Output Delay (Timer Mode)		320		
19	TdCI(CO)	Counter Input to Counter Output Delay (Counter Mode)		42 0		

NOTES:

POLES:
POLK is only used with the counter/timers (in Timer mode), the deskew timers, and the REQUEST/WAIT logic. If these func-tions are not used, the PCLK input can be held low.
These parameters must be met to guarantee that trigger or gate are valid for the next counter/timer cycle.

*All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0". Units in nanoseconds (ns), except as noted.

AC CHARACTERISTICS (Continued)



No.	Symbol	ymbol Parameter	e Miriz	
			Min Max Notes	s *
1	TdDS(REQ)	DS I to REQ I Delay	450	
2	TdDS(WAIT)	DS I to WAIT I Delay		
3	TdPC(REO)	PCLK 1 to REQ 1 Delay	450	
-		-	320	
4	TdPC(WAIT)	PCLK 1 to WAIT 1 Delay	30 0	
5	TdACK(REQ)	ACKIN I to REQ 1 Delay	3+2	
			+900 1.2	
6	TdACK(WAIT)	ACKIN 1 to WAIT 1 Delay	10+500 3	

NOTES:

The Delay is from DAV 1 for the 3-Wire Input Handshake. The delay is from DAC 1 for the 3-Wire Output Handshake.
Units equal to AS cycles + PCLK cycles + ns.

3. Units equal to PCLK cycles + ns.

*All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0". Units in nanoseconds (ns), except as noted.

30

170

1

٠



Minimum Width of \overline{AS} and \overline{DS} both Low for $\overline{h}_{\text{esset}}$

3 NOTES:

TwRES

1. Internal circuitry allows for the reset provided by the 28 (DS held Low while AS pulses) to be sufficient.

*All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0". Units in nanoseconds (ns), except as noted.

Miscellaneous Port Timing



No. Sym	Symbol	Symbol Parameter				
			Min	Max	Notes*†	
1	TrI	Any Input Rise Time		100		
2	Tfl	Any Input Fall Time		100		
3	Twl's	l's Catcher High Width	170		,	
4	TwPM	Pattern Match Input Valid (Bit Port)	500		1	
5	TsPMD	Data Latched on Pattern Match Setup Time (Bit Port)	0			
6	ThPMD	Data Latched on Pattern Match Hold Time (Bit Port)	65 0			

NOTES:

If the input is programmed inverting, a Low-going pulse of the same width will be detected.

*All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0". Units in nanoseconds (ns), except as noted.

Bidirectional Port Timing





No. Sym	_		61	\$ MHz	
	Symbol	Parameter	Min	Max	Notes*†
1	TdIOr(DAV)	1/O ! to RFD/DAV High Delay		500	
2	TdIOr(DRZ)	I/O 1 to Data Float Delay		500	
3	TdIOr(ACK)	I/O I to ACKIN I Delay			2
4	TdIO(RFD)	1/O 1 to RFD/DAV High Delay		50 0	-
5	TdIO(DAV)	1/O 1 to RFD/DAV 1 Delay	3		1
6	TdDO(IO)	1/0 1 to Data Bus Driven	2		1

NOTES:

NOTES:
Units equal to AS cycles.
Minimum delay is four AS cycles or one AS cycle after the corresponding IP is cleared, whichever is longer.

*All timing references assume 2.0 V for a logic "1" and 0.8 V for a logic "0". Units in nanoseconds (ns), except as noted.

Z8036/8536 COUNTER/TIMER AND PARALLEL I/O UNIT Errata Information

- Caution in the use of the device. RJA bit in 8036 only. Boots up and only uses D6 - D1 (D0 is not used.). Setting the RJA bit right justifies the data.
- 2. External Linking of the counters.

If the counters are cascaded externally (output of one counter drives the gate of another counter), the output of the driving counter opens the gate of the cascaded counter for 1 PCLOCK. But, the output of the driving counter violates the set-up time of the Gate input on the cascaded counter. See page 9 of the data sheet, parameters 14 and 16. It has been verified that for certain windows the device will not clock the cascaded counter or the clocking will occur on a different clock edge than the one that the designer would expect.

- 3. Changing the ports from input to output and vise versa is very slow. No times given.
- 4. RESET, whether software or hardware, causes a glitch on the outputs. If the I/O was programmed as an input before the RESET, RESET will cause the I/O to glitch to an output at logic 0.
- 5. In the 8536 only, entering State 1 freezes the internal states. this prevents the recognition of interrupt causing events (no IP bits can be set).
- 6. CIO Technical Manual p2-9, IP Bit section. Note that IP can also be set on Terminal count. (Not mentioned in text.)
- 7. CIO Technical Manual p6-1. The code listing here is incorrect and will not work; the code does not get the part back to State 0.
- 8. Note: in the I/O port operation when you link internally, you do NOT go throught the programmable inverter logic. This is not clear in the documentation.
- 9. CIO Technical Manual p2-4. The top of the second column should read "SETTING" not "CLEARING."

10. Trigger (internal or external). Note that if software writes a 1 to trigger, a 0 will be read back (write only bit).

Technical Manual page 2-15: Trigger Command Bit (first sentence)

Actual Response after Trigger (internal or external):

- a) nothing happens immediately
- b) first clock edge (event) loads the counter
- c) second clock edge counts down

The counter is actually a synchronous load.

Some users may expect the counter to decrement on the first clock edge.

 Vector Include Status Current Vector Register: Bottom 3 bits of vector are status.

The operation is supposed to be that the status is included if VIS = 1 and the original whole vector is returned if VIS = 0. This function is supposed to be independent of MIE> However, to get the whole original vector returned (no status), MIE must also be 0; if MIE = 1 then the vector with status is returned (VIS has no effect).

12. Power Up

The CIO takes a long time (about 50 mS) to come out of the power up reset.

13. 8036 Address Strobe.

AS (Address Strobe) in the 8036 is also used as the internal clock, consequently AS must be constantly applied even though the device is not addressed by the CPU.

14. Writing the Time Constant Register Writing in two bytes causes a problem if the time constant value is used by the counter in between the writing of the two bytes. A hold-off is needed.

- 15. The falling edge of RD unfreezes the CCR. This allows the data being read by the CPU to change during the read process if the counter happens to be clocked while RD is low.
- 16. Always disable the CPU interrupts before disabling and modifying the interrupts on the CIO. If an interrupt request is received and responded to by the CPU at the same time the CIO interrupts are disabled, the CPU will expect to see a vector (vector mode), but no vector will be provided, and the int req line will go invalid. The CPU will then try to jump to the vector.
- 17. The IP bit is not updated in State 1 to allow the command registers to be read without updating the bits in mid read. This also affects the CMA control lines, because they are controlled by IP. The DMA request line will stay in the state it was in when state 1 was entered, which means that the req line will remain low until you leave state 1. The DMA may not know how to interpret this, and will probably send excess data.

Req/Wait logic can become stuck in a previous level when the CIO is in State 1. This is because the req/wait line is dependant in the IP bits, which are frozen during State 1 transaction, so that they will not change while being read. State 1 is intended for reading the control registers and IP bits.

- 18. the interrupt pending bit is NOT cleared automatically in bidirectional mode. The chip appears to latch up because it does NOT change direction until that bit is cleared.
- 19. For multiple interrupts on the I/O ports, they must be LEVEL triggered in order to allow the one's catcher to store them. The ones catcher is the only backup to the IP, which can only store one interrupt per port. It is possible to use the latched mode, where an edge will latch the current status, however, this again records only one interrupt on pattern match occurs before you service the existing interrupt. But asynchronous (real-world) edge triggered interrupts are a real problem if they don't occur one at a time in a friendly fashion.
- 20. IP and IUS: A race condition can occur if the IP and IUS bits are reset at the same time. If the IUS bit is reset first, the IP bit may immediately set the IUS again! Use a separate command to first reset the IP, then the IUS.

© 1992 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056