

## CY7C1470V33 CY7C1472V33 CY7C1474V33

## 72 Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL<sup>™</sup> Architecture

### Features

- Pin compatible and functionally equivalent to ZBT
- Supports 250 MHz Bus Operations with Zero Wait States
  Available speed grades are 250, 200 and 167 MHz
- Internally self timed Output Buffer Control to eliminate the need to use asynchronous OE
- Fully registered (inputs and outputs) for Pipelined Operation
- Byte Write Capability
- Single 3.3V Power Supply
- 3.3V/2.5V I/O Power Supply
- Fast Clock-to-output time □ 3.0 ns (for 250 MHz device)
- Clock Enable (CEN) pin to suspend operation
- Synchronous Self Timed Writes
- CY7C1470V33, CY7C1472V33 available in JEDEC-standard Pb-Free 100-pin TQFP, Pb-Free and non-Pb-Free 165-ball FBGA package. CY7C1474V33 available in Pb-Free and non-Pb-Free 209 ball FBGA package
- IEEE 1149.1 JTAG Boundary Scan compatible
- Burst Capability—Linear or Interleaved Burst Order
- "ZZ" Sleep Mode option and Stop Clock option

### **Functional Description**

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are 3.3V, 2M x 36/4M x 18/1M x 72 Synchronous pipelined burst SRAMs with No Bus Latency<sup>TM</sup> (NoBL<sup>TM</sup>) logic, respectively. They are designed to support unlimited true back-to-back Read/Write operations with no wait states. The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are equipped with the advanced (NoBL) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data in systems that require frequent Write/Read transitions. The CY7C1470V33, CY7C1472V33, and CY7C1472V33 are pin compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

<u>Write</u> <u>operations</u> are controlled by the Byte Write Selects  $(\overline{BW}_{a}-\overline{BW}_{h}$  for CY7C1474V33,  $\overline{BW}_{a}-\overline{BW}_{d}$  for CY7C1470V33 and  $\overline{BW}_{a}-\overline{BW}_{b}$  for CY7C1472V33) and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. In order to avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.



198 Champion Court

٠

San Jose, CA 95134-1709 • 408-943-2600 Revised August 16, 2009



### Logic Block Diagram – CY7C1472V33 (4M x 18)



### Logic Block Diagram – CY7C1474V33 (1M x 72)



### **Selection Guide**

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum Access Time	3.0	3.0	3.4	ns
Maximum Operating Current	500	500	450	mA
Maximum CMOS Standby Current	120	120	120	mA



### **Pin Configurations**

Figure 1. 100-Pin TQFP Packages





### Pin Configurations (continued)

						•	•				
	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	CE <sub>1</sub>	BWc	BWb	$\overline{CE}_3$	CEN	ADV/LD	А	А	NC
В	NC/1G	А	CE2	BWd	BWa	CLK	WE	OE	А	А	NC
С	DQP <sub>c</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb
D	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
Е	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
F	DQ <sub>c</sub>	$DQ_{c}$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
G	DQ <sub>c</sub>	$DQ_{c}$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_b$	DQb
Н	NC	NC	NC	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQ <sub>d</sub>	DQ <sub>d</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	DQa
K	$DQ_{d}$	$DQ_{d}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	DQa
L	DQ <sub>d</sub>	$DQ_{d}$	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_{a}$	DQ <sub>a</sub>
Μ	DQd	DQ <sub>d</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	$DQ_{a}$	DQa
Ν	DQP <sub>d</sub>	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa
Р	NC/144M	А	А	А	TDI	A1	TDO	A	А	А	NC/288M
R	MODE	Α	А	А	TMS	A0	ТСК	А	А	А	A

#### Figure 2. 165-Ball FBGA (15 x 17 x 1.4 mm) CY7C1470V33 (2M x 36)

### CY7C1472V33 (4M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/576M	А	$\overline{CE}_1$	BWb	NC	$\overline{CE}_3$	CEN	ADV/LD	А	А	A
В	NC/1G	А	CE2	NC	BWa	CLK	WE	OE	А	А	NC
С	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa
D	NC	$DQ_b$	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	DQa
Е	NC	$DQ_b$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
F	NC	$DQ_b$	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
G	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
н	NC	NC	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	NC
ĸ	DQb	NC	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$DQ_{a}$	NC
L	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
М	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
Ν	DQPb	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	NC	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
Р	NC/144M	А	A	А	TDI	A1	TDO	A	А	А	NC/288M
R	MODE	А	А	А	TMS	A0	TCK	А	А	А	Α



### Pin Configurations (continued)

Figure 3. 209-ball FBGA (14 x 22 x 1.76 mm)

	-	-		-	_	-	_	_	_		
	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	A	CE <sub>2</sub>	А	ADV/LD	А	CE <sub>3</sub>	A	DQb	DQb
В	DQg	DQg	BWS <sub>c</sub>	BWSg	NC	WE	А	BWSb	BWS <sub>f</sub>	DQb	DQb
С	DQg	DQg	BWS <sub>h</sub>	BWSd	NC/576M	CE <sub>1</sub>	NC	BWS <sub>e</sub>	BWSa	DQb	DQb
D	DQg	DQg	V <sub>SS</sub>	NC	NC/1G	OE	NC	NC	$V_{SS}$	DQb	DQb
E	DQPg	DQPc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>DD</sub>	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQPf	DQPb
F	DQc	DQc	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	DQf	DQf
G	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
Н	DQc	DQc	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	DQf	DQf
J	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQf	DQf
К	NC	NC	CLK	NC	$V_{SS}$	CEN	$V_{SS}$	NC	NC	NC	NC
L	DQh	DQh	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQa	DQa
М	DQh	DQh	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
Ν	DQh	DQh	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQa	DQa
Р	DQh	DQh	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	ZZ	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	DQa	DQa
R	DQPd	DQPh	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>DD</sub>	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQPa	DQPe
Т	DQd	DQd	V <sub>SS</sub>	NC	NC	MODE	NC	NC	V <sub>SS</sub>	DQe	DQe
U	DQd	DQd	NC/144M	А	А	А	А	А	NC/288M	DQe	DQe
V	DQd	DQd	A	А	А	A1	А	А	A	DQe	DQe
w	DQd	DQd	TMS	TDI	А	A0	А	TDO	TCK	DQe	DQe

### CY7C1474V33 (1M x 72)



### **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK.
BW <sub>a</sub> BW <sub>b</sub> BW <sub>c</sub> BW <sub>d</sub> BW <sub>e</sub> BW <sub>f</sub> BW <sub>g</sub> BW <sub>h</sub>	Input- Synchronous	<b>Byte Write Select Inputs, Active LOW</b> . Qualified with $\overline{WE}$ to conduct writes to the SRAM. Sampled on the rising edge of <u>CLK</u> . $BW_a$ controls $DQ_a$ and $DQP_a$ , $BW_b$ controls $DQ_b$ and $DQP_b$ , $BW_c$ controls $DQ_c$ and $DQP_c$ , $BW_d$ controls $DQ_d$ and $DQP_d$ , $BW_e$ controls $DQ_e$ and $DQP_e$ , $BW_f$ controls $DQ_f$ and $DQP_f$ , $BW_g$ controls $DQ_g$ and $DQP_g$ , $BW_h$ controls $DQ_h$ and $DQP_h$ .
WE	Input- Synchronous	Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input Used to Advance the On-Chip Address Counter or Load a New Address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address.
CLK	Input- Clock	<b>Clock Input</b> . Used to cap <u>ture all synchronous inputs to the device.</u> CLK is qualified with $\overline{CEN}$ . CLK is only recognized if $\overline{CEN}$ is active LOW.
CE <sub>1</sub>	Input- Synchronous	<b>Chip Enable 1 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	<b>Chip</b> Enable <u>2</u> Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_2$ to select/deselect the device.
ŌĒ	Input- Asynchronous	<b>Output Enable, Active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	<b>Clock Enable Input, Active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by $A_{I1Z:0]}$ during the previous clock rise of the read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ - $DQ_d$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines</b> . Functionally, these signals are identical to $DQ_X$ . During write sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ , $DQP_e$ is controlled by $BW_e$ , $DQP_f$ is controlled by $BW_f$ , $DQP_g$ is controlled by $BW_f$ , $DQP_g$ is controlled by $BW_f$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG Serial Output Synchronous	Serial Data-Out to the JTAG Circuit. Delivers data on the negative edge of TCK.
TDI	JTAG Serial Input Synchronous	Serial Data-In to the JTAG Circuit. Sampled on the rising edge of TCK.



### Pin Definitions (continued)

Pin Name	I/О Туре	Pin Description
TMS	Test Mode Select Synchronous	This Pin Controls the Test Access Port State Machine. Sampled on the rising edge of TCK.
ТСК	JTAG Clock	Clock Input to the JTAG Circuitry.
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>DDQ</sub>	I/O Power Supply	Power Supply for the I/O circuitry.
V <sub>SS</sub>	Ground	Ground for the Device. Should be connected to ground of the system.
NC	-	No Connects. This pin is not connected to the die.
NC(144M, 288M, 576M, 1G)	_	<b>These Pins are Not Connected</b> . They will be used for expansion to the 144M, 288M, 576M, and 1G densities.
ZZ	Input- Asynchronous	<b>ZZ</b> " <b>Sleep</b> " <b>Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.

### **Functional Overview**

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 3.0 ns (250 MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable (WE). BW<sub>[x]</sub> can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All Writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/ $\overline{LD}$  should be driven LOW after the device has been deselected in order to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_1$ ,  $CE_2$ , and  $CE_3$  are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the Address Register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output

register and onto the data bus within 3.0 ns (250 MHz device) provided OE is active LOW. After the first clock of the Read access the output buffers are controlled by OE and the internal control logic. OE must be driven LOW in order for the device to drive out the requested data. During the second clock, a subsequent operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output will tristate following the next clock rise.

#### **Burst Read Accesses**

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 have an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Reads without reasserting the address inputs. ADV/LD must be driven LOW in order to load a new address into the SRAM, as described in the Single Read Access section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap-around when incremented sufficiently. A HIGH input on ADV/LD will increment the inter<u>nal burst</u> counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_1$ ,  $CE_2$ , and  $CE_3$  are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to the address inputs is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tristated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d,e,f,g,h</sub>/DQP<sub>a,b,c,d,e,f,g,h</sub> for CY7C1474V33, DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1470V33 and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1472V33). In addition, the address for the subsequent



access (Read/Write/Deselect) is latched into the Address Register (provided the appropriate control signals are asserted).

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1474V33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1470V33 and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1472V33) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the write is complete.

The data written during the Write operation is controlled by  $\overline{\text{BW}}$  ( $\overline{\text{BW}}_{a,b,c,d,e,f,g,h}$  for CY7C1474V33,  $\overline{\text{BW}}_{a,b,c,d}$  for CY7C1470V33 and  $\overline{\text{BW}}_{a,b}$  for CY7C1472V33) signals. The CY7C1470V33, CY7C1472V33, and CY7C1474V33 provides Byte Write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous self timed Write mechanism has been provided to simplify the Write operations. Byte Write capability has been included in order to greatly simplify Read/Modify/Write sequences, which can be reduced to simple Byte Write operations.

Because the CY7C1470V33, CY7C1472V33, and CY7C1474V33 are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP ( $DQ_{a,b,c,d,e,f,g,h}/DQP_{a,b,c,d,e,f,g,h}$  for CY7C1474V33,  $DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1470V33 and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1472V33) inputs. Doing so will tristate the output drivers. As a safety precaution, DQ and DQP ( $DQ_{a,b,c,d,e,f,g,h}$  for CY7C1474V33,  $DQ_{a,b,c,d,e,f,g,h}$  for CY7C1474V33 and DQ\_{a,b}/DQP\_{a,b,c,d,e,f,g,h} for CY7C1472V33) are automatically tristated during the data portion of a Write cycle, regardless of the state of OE.

#### Burst Write Accesses

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Access section above. When ADV/LD is driven HIGH on the subsequent clock rise, the Chip Enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented.

#### **ZZ Mode Electrical Characteristics**

The correct  $\overline{\text{BW}}$  ( $\overline{\text{BW}}_{a,b,c,d,e,f,g,h}$  for CY7C1474V33,  $\overline{\text{BW}}_{a,b,c,d}$  for CY7C1470V33 and  $\overline{\text{BW}}_{a,b}$  for CY7C1472V33) inputs must be driven in each cycle of the burst write in order to write the correct bytes of data.

#### **Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>, must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

# Interleaved Burst Address Table (MODE = Floating or $V_{DD}$ )

First Address	Second Address	Third Address	Fourth Address						
A1,A0	A1,A0	A1,A0	A1,A0						
00	01	10	11						
01	00	11	10						
10	11	00	01						
11	10	01	00						

#### Linear Burst Address Table (MODE = GND)

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



### **Truth Table**

The Truth Table for parts CY7C1470V33/CY7C1472V33/CY7C1474V33 is as follows. <sup>[1, 2, 3, 4, 5, 6, 7]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	BW <sub>x</sub>	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Х	L	L-H	Tristate
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	Tristate
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Tristate
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	Tristate
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tristate
Write Abort (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tristate
Ignore Clock Edge (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	-
Sleep Mode	None	Х	Н	Х	Х	Х	Х	Х	Х	Tristate

Notes

- X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = 0 signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired byte write selects are asserted, see Write Cycle Description table for details.
  Write is defined by WE and BW<sub>[a:d]</sub>. See Write Cycle Description table for details.
  When a Write cycle is detected, all I/Os are tristated, even during Byte Writes.
  The DQ and DQP pins are controlled by the current cycle and the OE signal.

- 5.  $\overline{\text{CEN}}$  = H inserts wait states.
- 6.
- Device will power up deselected and the I/Os in a tristate condition, regardless of  $\overline{OE}$ .  $\overline{OE}$  is asynchronous and is not sampled with the clock rise. It is masked internally during Write cycles. During a Read cycle DQ<sub>s</sub> and DQP<sub>[a:d]</sub> = tristate when  $\overline{OE}$  is inactive or when the device is deselected, and DQ<sub>s</sub> = data when  $\overline{OE}$  is active. 7.



### **Partial Write Cycle Description**

The Partial Write Cycle Description for parts CY7C1470V33/CY7C1472V33/CY7C1474V33 is as follows. <sup>[1, 2, 3, 8]</sup>

Function (CY7C1470V33)	WE	BWd	BWc	BWb	BWa
Read	Н	Х	Х	Х	Х
Write – No bytes written	L	Н	Н	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b</sub> )	L	Н	Н	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – $(DQ_c \text{ and } DQP_c)$	L	Н	L	Н	Н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	L	L	Н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – $(DQ_d and DQP_d)$	L	L	Н	Н	Н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	Н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

Function (CY7C1472V33)	WE	BWb	BWa
Read	Н	х	х
Write – No Bytes Written	L	Н	Н
Write Byte a – $(DQ_a \text{ and } DQP_a)$	L	Н	L
Write Byte $b - (DQ_b and DQP_b)$	L	L	Н
Write Both Bytes	L	L	L

Function (CY7C1474V33)	WE	BW <sub>x</sub>
Read	н	х
Write – No Bytes Written	L	Н
Write Byte $X - (DQ_x and DQP_x)$	L	L
Write All Bytes	L	All BW = L

Note

8. Table only lists a partial listing of the Byte Write combinations. Any combination of  $\overline{BW}_{[a:d]}$  is valid. Appropriate Write will be done based on which Byte Write is active.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1470V33, CY7C1472V33, and CY7C1474V33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull up resistor. TDO should be left unconnected. Upon power up, the device will come up in a reset state which will not interfere with the operation of the device.



### **TAP Controller State Diagram**

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### Test Access Port (TAP)

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Data-Out (TDO)

Diagram.)

Test Data-In (TDI)

Test MODE SELECT (TMS)

internally, resulting in a logic HIGH level.

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

The TMS input is used to give commands to the TAP controller

and is sampled on the rising edge of TCK. It is allowable to leave

this ball unconnected if the TAP is not used. The ball is pulled up

The TDI ball is used to serially input information into the registers

and can be connected to the input of any of the registers. The

register between TDI and TDO is chosen by the instruction that

is loaded into the TAP instruction register. For information on

loading the instruction register, see the TAP Controller State

Diagram. TDI is internally pulled up and can be unconnected if

the TAP is unused in an application. TDI is connected to the most

significant bit (MSB) of any register. (See Tap Controller Block

### **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.



#### Instruction Register

Three bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single bit register that can be placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32 bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32 bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).



The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that since the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

### TAP Timing Diagram

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



### TAP AC Switching Characteristics Over the Operating Range<sup>[9, 10]</sup>

Parameter	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Time	25	•		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Time	S	•		
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
Hold Times		•		
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns
Notes			1	1

Notes

9.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.

10. Test conditions are specified using the load in TAP AC Test Conditions.  $t_R/t_F = 1$  ns.



### 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to $3.3V$
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V

#### Figure 4. 3.3V TAP AC Output Load Equivalent



### 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V
Figure 5. 2.5V TAP AC Output Load Equivale	nt



### **TAP DC Electrical Characteristics And Operating Conditions**

 $(0^{\circ}C < T_A < +70^{\circ}C; V_{DD} = 3.135V \text{ to } 3.6V \text{ unless otherwise noted})^{[11]}$ 

Parameter	Description	Test Conditions		Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH} = -4.0 \text{ mA}, V_{DDQ} = 3.3 \text{V}$		2.4		V
		$I_{OH} = -1.0 \text{ mA}, V_{DDQ}$	$I_{OH} = -1.0 \text{ mA}, V_{DDQ} = 2.5 \text{V}$			V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = −100 μA	$V_{DDQ} = 3.3V$	2.9		V
			$V_{DDQ} = 2.5V$	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	$V_{DDQ} = 3.3V$		0.4	V
		I <sub>OL</sub> = 1.0 mA	$V_{DDQ} = 2.5V$		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	$V_{DDQ} = 3.3V$		0.2	V
			$V_{DDQ} = 2.5V$		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		$V_{DDQ} = 3.3V$	2.0	V <sub>DD</sub> + 0.3	V
			$V_{DDQ} = 2.5V$	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		$V_{DDQ} = 3.3V$	-0.3	0.8	V
			$V_{DDQ} = 2.5V$	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$		-5	5	μA



### **Identification Register Definitions**

Instruction Field	CY7C1470V33 (2M x 36)	CY7C1472V33 (4M x 18)	CY7C1474V33 (1M x 72)	Description
Revision Number (31:29)	000	000	000	Describes the version number
Device Depth (28:24) <sup>[12]</sup>	01011	01011	01011	Reserved for internal use
Architecture/Memory Type(23:18)	001000	001000	001000	Defines memory type and archi- tecture
Bus Width/Density(17:12)	100100	010100	110100	Defines width and density
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor
ID Register Presence Indicator (0)	1	1	1	Indicates the presence of an ID register

### **Scan Register Sizes**

Register Name	Bit Size (x36)	Bit Size (x18)	Bit Size (x72)
Instruction	3	3	3
Bypass	1	1	1
ID	32	32	32
Boundary Scan Order - 165 FBGA	71	52	-
Boundary Scan Order - 209 FBGA	-	-	110

### **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use: This instruction is reserved for future use.



### Boundary Scan Exit Order (2M x 36)

Bit #	165-Ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-Ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	R8
27	P3
28	P4
29	P8
30	P9
31	P10
32	R9
33	R10
34	R11
35	N11
36	M11
37	L11
38	M10
39	L10
40	K11

Bit #	165-Ball ID
41	J11
42	K10
43	J10
44	H11
45	G11
46	F11
47	E11
48	D10
49	D11
50	C11
51	G10
52	F10
53	E10
54	A9
55	B9
56	A10
57	B10
58	A8
59	B8
60	A7

C

### Boundary Scan Exit Order (4M x 18)

Bit #	165-Ball ID
1	D2
2	E2
3	F2
4	G2
5	J1
6	K1
7	L1
8	M1
9	N1
10	R1
11	R2
12	R3
13	P2

	,
Bit #	165-Ball ID
14	R4
15	P6
16	R6
17	R8
18	P3
19	P4
20	P8
21	P9
22	P10
23	R9
24	R10
25	R11
26	M10

Bit #	165-Ball ID
27	L10
28	K10
29	J10
30	H11
31	G11
32	F11
33	E11
34	D11
35	C11
36	A11
37	A9
38	B9
39	A10

Bit #	165-Ball ID
40	B10
41	A8
42	B8
43	A7
44	B7
45	B6
46	A6
47	B5
48	A4
49	B3
50	A3
51	A2
52	B2
52	В2



### Boundary Scan Exit Order (1M x 72)

Bit #	209-Ball ID	
1	A1	
2	A2	
3	B1	
4	B2	
5	C1	
6	C2	
7	D1	
8	D2	
9	E1	
10	E2	
11	F1	
12	F2	
13	G1	
14	G2	
15	H1 H2	
16		
17	J1	
18	J2	
19	L1	
20	L2	
21	M1	
22 M2		
23	N1	
24	N2	
25 P1		
26	P2	
27	R2	
28	R1	

	12)
Bit #	209-Ball ID
29	T1
30	T2
31	U1
32	U2
33	V1
34	V2
35	W1
36	W2
37	T6
38	V3
39	V4
40	U4
41	W5
42	V6
43	W6
44	V5
45	U5
46	U6
47	W7
48	V7
49	U7
50	V8
51	V9
52	W11
53	W10
54	V11
55	V10
56	U11

Bit #	209-Ball ID			
57	U10			
58	T11			
59	T10			
60	R11			
61	R10			
62	P11			
63	P10			
64	N11			
65	N10			
66	M11			
67	M10			
68	L11			
69	L10			
70	P6			
71	J11			
72	J10			
73	H11			
74	H10			
75	G11			
76	G10			
77	F11			
78	F10			
79 E10				
80 E11				
81 D11				
82 D10				
83 C11				
84	C10			

Bit #	209-Ball ID
85	B11
86	B10
87	A11
88	A10
89	A7
90	A5
91	A9
92	U8
93	A6
94	D6
95	K6
96	B6
97	K3
98	A8
99	B4
100	B3
101	C3
102	C4
103	C8
104	C9
105	B9
106	B8
107	A4
108	C6
109	B7
110	A3



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage on $V_{\mbox{\scriptsize DD}}$ Relative to GND0.5V to +4.6V
Supply Voltage on $V_{\text{DDQ}}$ Relative to GND–0.5V to +V_{\text{DD}}
DC to Outputs in Tristate –0.5V to $V_{DDQ}$ + 0.5V
DC Input Voltage–0.5V to $V_{\text{DD}}$ + 0.5V
Current into Outputs (LOW)20 mA
Static Discharge Voltage
Latch up Current > 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>	
Commercial	0°C to +70°C	3.3V	2.5V – 5%	
Industrial	–40°C to +85°C	-5%/+10%	to V <sub>DD</sub>	

### **Neutron Soft Error Immunity**

Description	Test Conditions	Тур	Max*	Unit
Logical Single Bit Upsets	25°C	361	394	FIT/ Mb
Logical Multi Bit Upsets	25°C	0	0.01	FIT/ Mb
Single Event Latch up	85°C	0	0.1	FIT/ Dev
	Logical Single Bit Upsets Logical Multi Bit Upsets Single Event Latch up	Logical Single Bit Upsets25°CLogical Multi Bit Upsets25°CSingle Event Latch up85°C	Logical Single Bit Upsets25°C361Logical Multi Bit Upsets25°C0Single Event Latch up85°C0	Logical Single Bit Upsets25°C361394Logical Multi Bit Upsets25°C00.01Single Event85°C00.1

statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3V I/O	3.135	V <sub>DD</sub>	V
		for 2.5V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA	2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA	2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[13]</sup>	for 3.3V I/O	2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O	1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[13]</sup>	for 3.3V I/O	-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V
Ι <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μΑ
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μΑ
		Input = V <sub>DD</sub>		5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>	-5		μΑ
		Input = V <sub>DD</sub>		30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	-5	5	μA

Notes

13. Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 14.  $T_{power up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (Min) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



### Electrical Characteristics Over the Operating Range<sup>[13, 14]</sup>

Parameter	Description	Test Conditions			Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max, I_{OUT} = 0 mA,$	4.0 ns cycle, 250 MHz		500	mA
		$f = f_{MAX} = 1/t_{CYC}$	5.0 ns cycle, 200 MHz		500	mA
			6.0 ns cycle, 167 MHz		450	mA
I <sub>SB1</sub>	Automatic CE Max V <sub>DD</sub> , Device Deselected,		4.0 ns cycle, 250 MHz		245	mA
	Power down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5.0 ns cycle, 200 MHz		245	mA
			6.0 ns cycle, 167 MHz		245	mA
I <sub>SB2</sub>	Automatic CE Power down Current—CMOS Inputs	$ \begin{array}{l} \mbox{Max } V_{DD}, \mbox{ Device Deselected}, \\ V_{IN} \leq 0.3 V \mbox{ or } V_{IN} \geq V_{DDQ} - 0.3 V, \\ \mbox{f} = 0 \end{array} $	All speed grades		120	mA
I <sub>SB3</sub>	Automatic CE	$ \begin{array}{l} \text{Max } V_{DD} \text{, Device Deselected,} \\ V_{IN} \leq 0.3 \text{V or } V_{IN} \geq V_{DDQ} - 0.3 \text{V,} \\ f = f_{MAX} = 1/t_{CYC} \end{array} $	4.0 ns cycle, 250 MHz		245	mA
	Power down Current—CMOS Inputs		5.0 ns cycle, 200 MHz		245	mA
			6.0 ns cycle, 167 MHz		245	mA
I <sub>SB4</sub>	Automatic CE Power down Current—TTL Inputs	$\begin{array}{l} Max \; V_{DD}, \; Device \; Deselected, \\ V_{IN} \geq V_{IH} \; or \; V_{IN} \leq V_{IL}, \; f = 0 \end{array}$	All speed grades		135	mA

### Capacitance<sup>[15]</sup>

Parameter	Description	Test Conditions	100 TQFP Max	165 FBGA Max	209 FBGA Max	Unit
C <sub>ADDRESS</sub>	Address Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	6	6	6	pF
C <sub>DATA</sub>	Data Input Capacitance	V <sub>DD</sub> = 3.3V V <sub>DDQ</sub> = 2.5V	5	5	5	pF
C <sub>CTRL</sub>	Control Input Capacitance	VDDQ - 2.5V	8	8	8	pF
C <sub>CLK</sub>	Clock Input Capacitance		6	6	6	pF
C <sub>I/O</sub>	Input/Output Capacitance		5	5	5	pF

### Thermal Resistance<sup>[15]</sup>

Parameters	Description	Test Conditions	100 TQFP Package	165 FBGA Package	209 FBGA Package	Unit
$\Theta_{JA}$	· /	Test conditions follow standard test methods and procedures for	24.63	16.3	15.2	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)	measuring thermal impedance, per EIA/JESD51.	2.28	2.1	1.7	°C/W



#### Figure 6. AC Test Loads and Waveforms

3.3V I/O Test Load



2.5V I/O Test Load





### Switching Characteristics Over the Operating Range <sup>[16, 17]</sup>

Demonstration	Description		250	-200		-167		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>Power</sub> <sup>[18]</sup>	$V_{CC}$ (typical) to the First Access Read or Write			1		1		ms
Clock	· · · · · · · · · · · · · · · · · · ·				•	•	•	
t <sub>CYC</sub>	Clock Cycle Time			5.0		6.0		ns
F <sub>MAX</sub>	Maximum Operating Frequency		250		200		167	MHz
t <sub>CH</sub>	Clock HIGH	2.0		2.0		2.2		ns
t <sub>CL</sub>	Clock LOW	2.0		2.0		2.2		ns
Output Times								
t <sub>CO</sub>	Data Output Valid After CLK Rise		3.0		3.0		3.4	ns
t <sub>OEV</sub>	OE LOW to Output Valid		3.0		3.0		3.4	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.3		1.3		1.5		ns
t <sub>CHZ</sub>	Clock to High Z <sup>[19, 20, 21]</sup>		3.0		3.0		3.4	ns
t <sub>CLZ</sub>	Clock to Low Z <sup>[19, 20, 21]</sup>	1.3		1.3		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High Z <sup>[19, 20, 21]</sup>		3.0		3.0		3.4	ns
t <sub>EOLZ</sub>	OE LOW to Output Low Z <sup>[19, 20, 21]</sup>			0		0		ns
Setup Times					•	•	•	
t <sub>AS</sub>	Address Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>WES</sub>	WE, BW <sub>x</sub> Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.4		1.4		1.5		ns
t <sub>CES</sub>	Chip Select Setup	1.4		1.4		1.5		ns
Hold Times					•	•	•	
t <sub>AH</sub>	Address Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold After CLK Rise	0.4		0.4		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.4		0.5		ns
t <sub>CEH</sub>	Chip Select Hold After CLK Rise	0.4		0.4		0.5		ns

#### Notes

16. Timing reference is 1.5V when  $V_{DDQ}$  = 3.3V and is 1.25V when  $V_{DDQ}$  = 2.5V. 17. Test conditions shown in (a) of AC Test Loads unless otherwise noted.

18. This part has a voltage regulator internally; tpower is the time power needs to be supplied above VDD minimum initially, before a Read or Write operation can be initiated.

t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
 At any voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

21. This parameter is sampled and not 100% tested.



### **Switching Waveforms**





Notes

22. For this waveform ZZ is tied LOW. 23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 24. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1= Interleaved). Burst operations are optional.



### Switching Waveforms (continued)



Figure 9. ZZ Mode Timing<sup>[26, 27]</sup>



#### Notes

- 25. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A Write is not performed during this cycle.
- 26. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
- 27. I/Os are in High Z when exiting ZZ sleep mode.



### **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at <a href="http://www.cypress.com/go/datasheet/offices">http://www.cypress.com/go/datasheet/offices</a>

#### Table 1. Ordering Information

Speed (MHz)		Package Diagram	Part and Package Type	Operating Range
167	CY7C1470V33-167AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1470V33-167BZC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	
	CY7C1470V33-167BZXC	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm) Pb-Free	
	CY7C1474V33-167BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	
	CY7C1470V33-167AXI	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1472V33-167AXI			
	CY7C1470V33-167BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	
	CY7C1470V33-167BZXI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm) Pb-Free	
200	CY7C1470V33-200AXC	51-85050	100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1472V33-200AXC			
	CY7C1474V33-200BGC	51-85167	209-ball Fine-Pitch Ball Grid Array (14 x 22 x 1.76 mm)	1
	CY7C1470V33-200BZI	51-85165	165-ball Fine-Pitch Ball Grid Array (15 x 17 x 1.4mm)	Industrial



### **Package Diagrams**







### Package Diagrams (continued)







### Package Diagrams (continued)



#### Figure 12. 209-ball FBGA (14 x 22 x 1.76 mm)



### **Document History Page**

Document	Number: 38	NoBL™ Arcl 3-05289		
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	114676	PKS	08/06/02	New Datasheet
*A	121520	CJM	01/27/03	Updated features for package offering Removed 300 MHz offering Changed tCO, tEOV, tCHZ, tEOHZ from 2.4 ns to 2.6 ns (250 MHz), tDOH, tCLZ from 0.8 ns to 1.0 ns (250 MHz), tDOH, tCLZ from 1.0 ns to 1.3 ns (200 MHz) Updated ordering information Changed Advanced Information to Preliminary
*В	223721	NJY	See ECN	Changed timing diagrams Changed logic block diagrams Modified Functional Description Modified "Functional Overview" section Added boundary scan order for all packages Included thermal numbers and capacitance values for all packages Included IDD and ISB values Removed 250 MHz offering and included 225 MHz speed bin Changed package outline for 165FBGA package and 209-ball BGA package Removed 119-BGA package offering
*C	235012	RYQ	See ECN	Minor Change: The data sheets do not match on the spec system and external web
*D	243572	NJY	See ECN	Changed ball C11,D11,E11,F11,G11 from DQPb,DQb,DQb,DQb,DQb to DQPa,DQa,DQa,DQa in page 4 Modified capacitance values in page 20
*E	299511	SYT VBL	See ECN	Removed 225 MHz offering and included 250 MHz speed bin Changed $t_{CYC}$ from 4.4 ns to 4.0 ns for 250 MHz Speed Bin Changed $\Theta_{JA}$ from 16.8 to 24.63 °C/W and $\Theta_{JC}$ from 3.3 to 2.28 °C/W for 100 TQFP Package on Page # 20 Added Pb-Free information for 100-Pin TQFP and 165 FBGA Packages Added comment of 'Pb-Free BG packages availability' below the Ordering Information Add Industrial part numbers in Ordering Info section
*F	323039	PCI	See ECN	Unshaded 250 MHz speed bin in the AC/DC Table and Selection Guide Address expansion pins/balls in the pinouts for all packages are modified as per JEDEC standard Added Address Expansion pins in the Pin Definitions Table Modified V <sub>OL</sub> , V <sub>OH</sub> Test Conditions Changed package name from 209-ball PBGA to 209-ball FBGA on page# 5 Removed comment of 'Pb-Free BG packages availability below the Ordering Information Updated Ordering Information Table Changed from Preliminary to Final
*G	351937	PCI	See ECN	Updated Ordering Information Table



Pipelined 8	Document Title: CY7C1470V33/CY7C1472V33/CY7C1474V33, 72 Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture Document Number: 38-05289							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*H	416221	RXU	See ECN	Converted from Preliminary to Final Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed Three-state to Tristate Changed the description of I <sub>X</sub> from Input Load Current to Input Leakage Current on page# 18 Changed the I <sub>X</sub> current values of MODE on page # 18 from –5 $\mu$ A and 30 $\mu$ A to –30 $\mu$ A and 5 $\mu$ A Changed the I <sub>X</sub> current values of ZZ on page # 18 from –30 $\mu$ A and 5 $\mu$ A Changed the I <sub>X</sub> current values of ZZ on page # 18 from –30 $\mu$ A and 5 $\mu$ A Changed V <sub>DDQ</sub> < V <sub>DD</sub> to V <sub>DDQ</sub> $\leq$ V <sub>DD</sub> in page #18 Replaced Package Name column with Package Diagram in the Ordering Information table Updated the Ordering Information Table				
*	472335	VKN	See ECN	Corrected the typo in the pin configuration for 209-Ball FBGA pinout (Corrected the ball name for H9 to $V_{SS}$ from $V_{SSQ}$ ). Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND. Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP AC Switching Characteristics table. Updated the Ordering Information table.				
*J	2756998	VKN	08/28/09	Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information. Updated Package Diagram for spec 51-85165.				



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05289 Rev. \*J

#### Revised August 16, 2009

Page 30 of 30

NoBL<sup>TM</sup> and No Bus Latency<sup>TM</sup> are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.