## STF140N6F7



## N-channel 60 V, 0.0031 Ω typ., 70 A STripFET™ F7 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD	Ртот
STF140N6F7	60 V	0.0035 Ω	70 A	33 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STF140N6F7	140N6F7	TO-220FP	Tube

Contents STF140N6F7

## **Contents**

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	10
5	Revisio	n history	12

STF140N6F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	60	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	70	
ID( '/	Drain current (continuous) at T <sub>case</sub> = 100 °C		Α
I <sub>DM</sub> <sup>(2)</sup>	Drain current (pulsed)	280	Α
Ртот	Total dissipation at T <sub>case</sub> = 25 °C	33	W
E <sub>AS</sub> (3)	Single pulse avalanche energy	250	mJ
dV/dt <sup>(4)</sup>	Drain-body diode dynamic dV/dt ruggedness	7.1	V/ns
Viso	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_c$ = 25 °C)	2500	V
T <sub>stg</sub>	Storage temperature	-55 to 175	ိင
Tj	Maximum junction temperature	175	

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.5	°C/W
R <sub>thj-amb</sub>	R <sub>thj-amb</sub> Thermal resistance junction-ambient		C/VV

<sup>&</sup>lt;sup>(1)</sup> Current is limited by package.

<sup>(2)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  Starting  $T_{j}$  = 25°C,  $I_{D}$  = 20 A,  $V_{DD}$  = 30 V.

 $<sup>^{(4)}</sup>I_{SD} = 70$  A; di/dt = 600 A/ $\mu$ s;  $V_{DD} = 48$  V;  $T_j < T_{jmax}$ 

Electrical characteristics STF140N6F7

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	60			٧
	Zoro goto voltago drain	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V}$			1	
I <sub>DSS</sub>	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_j = 125 \text{ °C}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 35 A		0.0031	0.0035	Ω

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3100	ı	
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	1520	-	pF
Crss	Reverse transfer capacitance	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-	193	1	•
$Q_g$	Total gate charge	V <sub>DD</sub> = 30 V, I <sub>D</sub> = 70 A,	-	55	-	
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 14: "Test	-	19	ı	nC
$Q_{gd}$	Gate-drain charge	circuit for gate charge behavior")	-	18	-	

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_{D} = 35 \text{ A R}_{G} = 4.7 \Omega,$	-	24	-	
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V (see Figure 13: "Test	-	68	-	
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load switching times" and Figure 18: "Switching	-	39	-	ns
t <sub>f</sub>	Fall time	time waveform")	-	20	-	

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 70 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 70 A, di/dt = 100 A/µs,	-	42.4		ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 48 V (see Figure 15: "Test circuit for inductive load	-	38.2		nC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	1	1.8		Α

#### Notes:

 $<sup>^{(1)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)




Figure 3: Thermal impedance K
GIPG080420150D6EZTH  $\delta = 0.5$   $\delta = 0.2$   $\delta = 0.05$   $\delta = 0.02$   $\delta = 0.01$ Single pulse  $10^{-2}$   $\delta = 0.01$   $\delta = 0.02$   $\delta = 0.01$   $\delta = 0.02$   $\delta = 0.01$   $\delta = 0.02$   $\delta = 0.01$   $\delta = 0.02$   $\delta = 0.02$   $\delta = 0.02$   $\delta = 0.02$   $\delta = 0.03$   $\delta$ 

Figure 4: Output characteristics

(A) V<sub>GS</sub> = 9,10,V

250

V<sub>GS</sub> = 8 V

150

V<sub>GS</sub> = 6 V

100

V<sub>GS</sub> = 5 V

0 2 4 6 8 V<sub>DS</sub> (V)

Figure 5: Transfer characteristics

(A)

250

200

V<sub>DS</sub> = 2 V

150

100

50

0


2


4

6

8

V<sub>GS</sub> (V)








Figure 9: Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub>

(norm.)

1.10

1.00

0.90

0.80

0.70

0.60

0.50

-75


-25


25


75

125

T<sub>j</sub> (°C)







Test circuits STF140N6F7

### 3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD


14 VGD


15 VGD


16 CONST 100 Ω D.U.T.

16 AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







STF140N6F7 Package information

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



# 4.1 TO-220FP package information

Figure 19: TO-220FP package outline




Table 8: TO-220FP package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Revision history STF140N6F7

## 5 Revision history

**Table 9: Document revision history** 

Date	Revision	Changes
09-Apr-2015	1	First release.
17-Apr-2015	2	Throughout document: - minor text edits - updated drain-source on-resistance values
14-Jan-2016	3	Updated Table 2: "Absolute maximum ratings".

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

