PowerPhase, Dual N-Channel SO8FL

30 V, High Side 25 A / Low Side 49 A

Features

- Co-Packaged Power Stage Solution to Minimize Board Space
- Minimized Parasitic Inductances
- Optimized Devices to Reduce Power Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- DC-DC Converters
- System Voltage Rails
- Point of Load




Figure 1. Typical Application Circuit





Figure 2. Typical Efficiency Performance POWERPHASEGEVB Evaluation Board



ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
Q1 Top FET	$3.0~\text{m}\Omega$ @ $10~\text{V}$	25 A
30 V	4.3 mΩ @ 4.5 V	25 A
Q2 Bottom FET	0.8 mΩ @ 10 V	40.4
30 V	1.2 mΩ @ 4.5 V	49 A



PIN CONNECTIONS D1 4 5 5 SW D1 3 9 10 6 SW S1 2 7 SW G1 1 8 G2 (Bottom View)



DFN8 CASE 506CR



MARKING

4C85N = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 11 of this data sheet.

Table 1. MAXIMUM RATINGS (TJ=25°C unless otherwise stated)

Parame		Symbol	Value	Units		
Drain-to-Source Voltage			Q1	V _{DSS}	30	V
	Q2	1				
Gate-to-Source Voltage			Q1	V_{GS}	±20	V
				1		
Continuous Drain Current R _{0JA} (Note 1)		T _A = 25°C	Q1	I _D	20.1	Α
		T _A = 85°C	1		14.5	
		T _A = 25°C	Q2	1	39	
		T _A = 85°C	1		28.1	
Power Dissipation		T 250C	Q1	P _D	1.95	W
R _{0JA} (Note 1)		$T_A = 25^{\circ}C$	Q2	1		
Continuous Drain Current R _{θJA} ≤ 10 s (Note 1)		T _A = 25°C	Q1	I _D	25.4	Α
		T _A = 85°C			18.3	
		T _A = 25°C	Q2	1	49.2	
		T _A = 85°C			35.5	
Power Dissipation	Steady	T 25°C	Q1	P _D	3.10	W
R _{θJA} ≤ 10 s (Note 1)	State	T _A = 25°C	Q2			
Continuous Drain Current R _{0JA} (Note 2)		T _A = 25°C	Q1	I _D	15.4	Α
		T _A = 85°C			11.1	
		T _A = 25°C	Q2		29.7	
		T _A = 85°C			21.4	
Power Dissipation	7	T 250C	Q1	P _D	1.13	W
R _{0JA} (Note 2)		T _A = 25°C	Q2	1		
Continuous Drain Current					67	Α
R _e JC		T 0500	Q2	1	174	
Power Dissipation	7	$T_C = 25^{\circ}C$	Q1	P _D	22	W
R _θ JC			Q2	1	40	
Pulsed Drain Current	•	T _A = 25°C	Q1	I _{DM}	300	Α
		tp = 10 μs	Q2	1	525	
Operating Junction and Storage Temperature				T _J , T _{STG}	-55 to +150	°C
			Q2	1		
Source Current (Body Diode)				IS	10	Α
			Q2	1	10	
Drain to Source DV/DT				dV/dt	6	V/ns
Single Pulse Drain–to–Source Avalanche Energy ($T_J = 25^{\circ}C$, $I_L = 19 A_{pk}$			Q1	EAS	34.5	mJ
$V_{DD} = 50 \text{ V}, V_{GS} = 10 \text{ V}, L = 0.1 \text{ mH}, R_G = 25 \Omega$	Q2	EAS	222			
Lead Temperature for Soldering Purposes (1/8" fro	•	TL	260	°C		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Surface—mounted on FR4 board using 1 sq-in pad, 2 oz Cu.

2. Surface—mounted on FR4 board using the minimum recommended pad size of 100 mm².

Table 2. THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	64.2	°C/W
Junction-to-Ambient - Steady State (Note 4)		110.5	
Junction-to-Ambient - (t ≤ 10 s) (Note 3)		40.3	
Junction-to-Case (bottom) - Steady State Q1	$R_{\theta JC}$	5.6	°C/W
Junction-to-Case (bottom) - Steady State Q2		3.1	

- 3. Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu
- 4. Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm²

Table 3. ELECTRICAL CHARACTERISTICS (T = 25°C unless otherwise specified)

Parameter	Symbol	FET	Test Condition		Min	Тур	Max	Units
OFF CHARACTERISTICS								
Drain-to-Source Breakdown	V _{(BR)DSS}	Q1	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		30			V
Voltage		Q2			30			1
Drain-to-Source Breakdown	$V_{(BR)DSS} / T_{J}$	Q1				19		mV/°C
Voltage Temperature Coefficient		Q2				17		
Zero Gate Voltage Drain Current	I _{DSS}	Q1		T _J = 25°C			1	μΑ
			$V_{GS} = 0 \text{ V},$ $V_{DS} = 24 \text{ V}$	T _J = 125°C			10	
		Q2	50	T _J = 25°C			1	1
Gate-to-Source Leakage Current	I _{GSS}	Q1	V _{DS} = 0 V, V _{GS} = 20 V				100	nA
		Q2					100	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	Q1	V V I 250 A		1.3		2.1	V
		$V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$		I _D = 250 μA	1.3		2.1	
Negative Threshold Temperature	V _{GS(TH)} / T _J	Q1				4.3		mV/°C
Coefficient		Q2				4.6		
Drain-to-Source On Resistance	R _{DS(on)}	Q1	V _{GS} = 10 V I _D = 20 A			2.2	3.0	$m\Omega$
			V _{GS} = 4.5 V	I _D = 20 A		3.3	4.3	
		Q2	V _{GS} = 10 V	I _D = 30 A		0.6	0.8	
			V _{GS} = 4.5 V I _D = 30 A			0.95	1.2	
CAPACITANCES								
Input Capacitance	C _{ISS}	Q1	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V			1960		pF
	Q2	Q2				6660		
Output Capacitance	C _{OSS}	Q1				1230		
		Q2				3660		
Reverse Capacitance	C _{RSS}	Q1				102		
		Q2				126		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$

- 6. Switching characteristics are independent of operating junction temperatures

Table 3. ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	FET	Test Co	ondition	Min	Тур	Max	Units
CHARGES & GATE RESISTAN	ICE					1	1	
Total Gate Charge	Q _{G(TOT)}	Q1				15		nC
		Q2	7			45.2		
Threshold Gate Charge	Q _{G(TH)}	Q1				1.5		
		Q2	.,	45.14.1 00.4		4.5		
Gate-to-Source Charge	Q_{GS}	Q1	$V_{GS} = 4.5 \text{ V}, V_{DS}$	$= 15 \text{ V}; I_D = 20 \text{ A}$		5.0		
		Q2				15		
Gate-to-Drain Charge	Q_{GD}	Q1				5.2		
		Q2				11.8		
Total Gate Charge	Q _{G(TOT)}	Q1		45.77.1 00.4		32		nC
		Q2	$V_{GS} = 10 \text{ V}, V_{DS}$	= 15 V; I _D = 20 A		99.3		
Gate Resistance	R_{G}	Q1	-	2500		1.0		Ω
		Q2	T _A =	25°C		1.0		
SWITCHING CHARACTERIST	CS (Note 6)							
Turn-On Delay Time	t _{d(ON)}	Q1	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 20 \text{ A}, R_{G} = 3.0 \Omega$			10.3		ns
		Q2				19.5		
Rise Time	t _r	Q1				37		
		Q2				27		
Turn-Off Delay Time	t _{d(OFF)}	Q1				20		
		Q2				47		
Fall Time	t _f	Q1				5.6		
		Q2				15		
SWITCHING CHARACTERIST	CS (Note 6)							
Turn-On Delay Time	t _{d(ON)}	Q1				8.0		ns
		Q2				12.6		
Rise Time	t _r	Q1				31.5		
		Q2	V _{GS} = 10 V,	V _{DS} = 15 V,		22.7		
Turn-Off Delay Time	t _{d(OFF)}	Q1	$V_{GS} = 10 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 20 \text{ A}, R_{G} = 3.0 \Omega$			25		
		Q2				60		
Fall Time	t _f	Q1				4.0		
		Q2				12.2		
DRAIN-SOURCE DIODE CHA	RACTERISTICS							
Forward Voltage	V_{SD}	Q1	$V_{GS} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$			0.78		V
			I _S = 10 A	T _J = 125°C		0.62		
		Q2	$V_{GS} = 0 \text{ V},$ $I_{J} = 25^{\circ}\text{C}$ $I_{J} = 125^{\circ}\text{C}$			0.75		
						0.55		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 5. Pulse Test: pulse width $\leq 300~\mu s$, duty cycle $\leq 2\%$ 6. Switching characteristics are independent of operating junction temperatures


Table 3. ELECTRICAL CHARACTERISTICS (T_{.J} = 25°C unless otherwise specified)


Parameter	Symbol	FET	Test Condition	Min	Тур	Max	Units
DRAIN-SOURCE DIODE CHAR	RACTERISTICS						-
Reverse Recovery Time	t _{RR}	t _{RR} Q1			40		ns
		Q2			73		
Charge Time	ta	Q1			20		
		Q2	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$		40		
Discharge Time	tb	Q1	V_{GS} = 0 V, dIS/dt = 100 A/ μ s, I_S = 2 A		20		
		Q2			33		
Reverse Recovery Charge	Q _{RR}	Q1	1		37		nC
		Q2	1		137		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{5.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%
6. Switching characteristics are independent of operating junction temperatures

TYPICAL CHARACTERISTICS - Q1






-55°C

3.5


4.0

4.5

3.0




Temperature



10 $T_J = 25^{\circ}C$ 9 IS, SOURCE CURRENT (A) 8 7 6 5 4 3 2 1 0 0.5 0.3 0.4 0.6 0.7 0.8 0.9 V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 9. On-Region Characteristics

Figure 10. Diode Forward Voltage vs. Current






Figure 11. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 12. Drain-to-Source Leakage Current vs. Voltage




Figure 13. Maximum Rated Forward Biased Safe Operating Area






Figure 14. Thermal Characteristics



140 $V_{DS} = 3 V$ 120 IDS, DRAIN CURRENT (A) 100 80 60 40 25°C 20 125 -55°C 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 15. On-Region Characteristics

Figure 16. Transfer Characteristics







Figure 17. On-Resistance vs. Gate-to-Source Voltage

Figure 18. On–Resistance vs. Drain Current and Gate Voltage







Figure 19. On–Resistance Variation with Temperature


Figure 20. Capacitance Variation



10 $T_J = 25^{\circ}C$ 9 IS, SOURCE CURRENT (A) 8 7 6 5 4 3 2 1 0 0.3 0.4 0.5 0.6 0.7 0.8 V_{SD} , SOURCE-TO-DRAIN VOLTAGE (V)

Figure 21. On-Region Characteristics

Figure 22. Diode Forward Voltage vs. Current






Figure 23. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge

Figure 24. Drain-to-Source Leakage Current vs. Voltage




Figure 25. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS - Q2




Figure 26. Thermal Characteristics

Ordering Information


Device	Package	Shipping [†]
NTMFD4C85NT1G	DFN8 (Pb-Free)	1500 / Tape & Reel
NTMFD4C85NT3G	DFN8 (Pb–Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P PowerPhase FET

CASE 506CR ISSUE C



^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the interpretability are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negl

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative