

FSA831 — USB2.0 High-Speed (480Mbps) Charger Detection with Isolation Switch

Features

USB Detection	USB Battery Charging Rev. 1.2 Supports Data Contact Detect (DCD) Dead Battery Provision (DBP) with 30-Minute Timer
Sw itch Type	lsolation Switch Closes for Charging Dow nstream Port (CDP) Standard Dow nstream Port (SDP)
V _{BUS}	28V Over-Voltage Tolerance -2V Under-Voltage Tolerance
Package	10-Lead MicroPak™ 1.6 x 2.1mm, 0.5mm Pitch
Ordering Information	FSA831L10X

Applications

 MP3, Mobile Internet Device (MID), Cell Phone, PDA, Digital Camera, Notebook and Netbook

Description

The FSA831 is a charger-detection IC with an integrated isolation switch for use with a micro/mini USB port. The FSA831 detects battery chargers and is compliant with USB Battery Charging Specification, Rev 1.2 (BC1.2). The algorithm incorporates Data Contact Detection (DCD), which ensures that the shorter, inner pins of the USB connector are making contact prior to continuing with battery charger detection. The device determines if a Dedicated Charging Port (DCP), Charging Downstream Port (CDP), or a typical PC host, called a Standard Downstream Port (SDP), is connected. If a charger is detected, the FSA831 determines whether the charger is a DCP or CDP. For SDP and CDP detection, an internal isolation switch is closed to connect the D+/D- lines of the USB cable to the resident USB transceiver within the portable device. The FSA831 conforms to all the constraints for the Dead Battery Provision (DBP) within the BC1.2 specification, including a 30-minute timer that cannot exceed 45 minutes, per BC1.2.

Related Resources





Pin Descriptions

Name	Pin #	Description
JSB Interface		
DP_HOST	3	D+ signal connected to the resident USB transceiver on the phone
DM_HOST	2	D- signal connected to the resident USB transceiver on the phone
Connector Interfac	e	
V _{BUS}	9	Input voltage supply pin to be connected to the V_{BUS} pin of the USB connector
GND	6	Ground
DP_CON	7	Connected to the USB connector D+ pin
DM_CON	8	Connected to the USB connector D- pin
Status Outputs		
CHG_DET	10	CMOS push/pull output connected to charger IC for indicating if a charger has been detected (LOW=charger not detected, HIGH=DCP or CDP charger has been detected).
SW_OPEN	1	Open-drain output pin; requires pull-up resistor to I/O voltage supply (LOW=switch closed, Hi-Z=switch open).
CHG_AL_N	4	CMOS open-drain output pin (LOW=V _{BUS} is valid and charge is allowed to be drawn from V _{BUS} . Hi-Z=V _{BUS} is not at a valid voltage).
nput Pin	-	
GOOD_BAT	5	Input that indicates if the battery is a good battery or a dead battery (LOW=dead battery, HIGH=good battery).

Table 1. Functionality									
Device Detected	GOOD_ BAT	SW_ OPEN	CHG_ AL_N	CHG_ DET	DP_HOST	DM_HOST	DP_CON	DM_CON	
DCP	Х	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	V _{DP_SRC}	Hi-Z ⁽¹⁾	
CDP	HIGH	LOW	LOW	HIGH	DP_CON	DM_CON	DP_HOST	DM_HOST	
CDP	LOW	Hi-Z	LOW	HIGH	Hi-Z	Hi-Z	V_{DP_SRC}	Hi-Z	
SDP ⁽²⁾	HIGH	LOW	LOW	LOW	DP_CON	DM_CON	DP_HOST	DM_HOST	
SDP ⁽²⁾	LOW	Hi-Z	LOW	LOW	Hi-Z	Hi-Z	V_{DP_SRC}	Hi-Z	
SDP, CDP, or DCP plugged in and after 30-minute timer expires	LOW	Hi-Z	Hi-Z	LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
$\begin{array}{l} V_{BUS} < V_{BUS} \text{ valid to} \\ V_{BUS} > V_{BUS} \text{ valid operation prior to} \\ \text{completing detection of SDP,} \\ \text{CDP, or DCP. Upon detection, all} \\ \text{outputs sw itch as in row s above.} \end{array}$	х	Hi-Z	Hi-Z	Hi-Z to LOW	Hi-Z	Hi-Z	Hi-Z	Hi-Z	

Notes:

1. Hi-Z is the internal state of DM_CON. Since a DCP has been detected, DM_CON is shorted to DP_CON externally and DM_CON is shorted to V_{DP_SRC}.

 Proprietary chargers that leave DP_CON and DM_CON floating are detected as SDP. Proprietary chargers that force DP_CON=2V and DM_CON=2.7V (or any other voltages) can be detected as CDP, DCP or SDP depending on the resistances of the resistor dividers on DP_CON and DM_CON used to create the voltages on those pins.

Functional Description

Data Contact Detect (DCD)

DCD relies on the D+ and D- lines being present. DCD waits until the internal timeout (450ms typical) has expired in the following cases:

- If a charger does not have a D+ pin on the USB connector
- If the D+ pin is not shorted to D- pin on the connector,
- If D+ is pulled up to a supply
- If D+ does not have a sufficient path to ground to defeat a pull-up IDP_SRC (10µA typical) current source.

The FSA831 proceeds with charger detection even though it is unlikely a charger is present. If there is no charger, the algorithm reports an SDP and closes the switch. If a device is pulling D+ HIGH, this voltage presents itself to the USB transceiver or Physical Layer Interface (PHY) block within a System on Chip (SoC) after the switch is closed

If the DCD timeout was insufficient and the PHY block is so equipped, DCD and the charging algorithm can be repeated in the PHY block. The stipulation is that the total time from V_{BUS} valid to USB transceiver connection with a 1.5k Ω pullup to 3.3V must be one (1) second, per USB 2.0 standards (USB 2.0 connect timing), provided the portable device does not have a dead battery.

A typical PS/2 port (old PC mouse / keyboard port) has a resistive pull-up to V_{BUS}. This can cause the DCD to exceed the maximum wait time ($t_{DCD_TIMEOUT}$) and proceed to charger detection. The likely path through charger detection is classifying the PS/2 port as an SDP port. This results in closing the USB switches, which causes the voltage on the

DP_CON and DM_CON pins to pass through the switch to DP_HOST and DM_HOST, respectively. Since voltages on the PS/2 port can go as high as the V_{BUS} voltage, the DP_HOST and DM_HOST pins can be pulled up to V_{BUS}. The USB PHY connected to DP_HOST and DM_HOST must be equipped to handle these higher voltages.

CHG_AL_N Output and Output Timing

CHG_AL_N output indicates that charge is allowed to be drawn from V_{BUS} when CHG_AL_N is LOW. When FSA831 first powers up and prior to detection, the CHG_AL_N pin can follow V_{BUS} up to 28V, which is the absolute maximum V_{BUS} voltage allowed. Whenever V_{BUS} is at GND, the FSA831 is completely off and the switches and all I/Os are in the Hi-Z state. When V_{BUS} climbs above the valid V_{BUS} threshold, detection occurs automatically and CHG_DET, SW_OPEN, and CHG_AL_N all simultaneously switch to the states indicated in Table 1 if GOOD_BAT is HIGH (see Dead Battery Provision description for GOOD_BAT = LOW).

Dead Battery Provision

BC1.2 and USB 2.0 allow a portable device (defined as a device with a battery) with a dead battery to take a maximum of 100mA from the USB V_{BUS} line for a maximum of 45 minutes as long as the portable device forces the D+ line to V_{DP_SRC} (0.6V typical). FSA831 starts detection when V_{BUS} crosses the V_{BUSVLD} threshold and, if it detects a CDP or SDP and GOOD_BAT is HIGH, automatically closes the switch and does not force the DP_CON pin to V_{DP_SRC} .

Once the charger detection is completed, the FSA831 starts a 30-minute timer and forces the DP_CON pin to V_{DP_SRC} until the timer elapses. During the 30 minute period, if

GOOD_BAT is LOW, VDP_SRC is applied to DP_CON and the D+/D- switches are opened, If GOOD_BAT is HIGH, V_{DP_SRC} is not applied to DP_CON and the D+/D- switches are closed, If GOOD_BAT is LOW when 30 minute timer expires; regardless of whether an SDP, CDP, or DCP was previously detected; the FSA831 removes V_{DP_SRC} from DP_CON and forces CHG_DET LOW and CHG_AL_N to Hi-Z (SW_OPEN remains Hi-Z) To exit this fault condition, remove V_{BUS}, wait for all the V_{BUS} Printed Circuit Board (PCB) capacitance to discharge, and re-apply V_{BUS}. Table 1 provides the functionality of the pins when the timer expires.

When GOOD_BAT is HIGH and the battery is removed from the portable device while V_{BUS} is valid, bringing GOOD_BAT LOW; the FSA831 opens the isolation switches on DP_CON and DM_CON and forces the DP_CON pin to V_{DP_SRC} . In this scenario, the timer generally expires because the SoC does not have a supply to bring GOOD_BAT HIGH unless the battery that was removed is re-inserted within 30 minutes from when the USB plug is inserted.

If an SDP or CDP is inserted with GOOD_BAT HIGH during the 30-minute timer, then GOOD_BAT changes to LOW; SW_OPEN changes to Hi-Z and the counter continues counting until the 30 minutes expires. If GOOD_BAT then returns to HIGH, SW_OPEN changes to LOW and finishes out the 30-minute time.

GOOD_BAT has an internal pull-down resistor to ensure it is LOW when the SoC is powered down. This input is designed to have very low thresholds to interface with low-voltage SoCs driven with 1.2V supplies.

Proprietary Chargers

Only legitimate USB chargers that force VDM_SRC (0.6V typical) on DM_CON when VDP_SRC is applied to DP_CON are detected by the FSA831 and cause CHG_DET signal to be asserted. Any charger that forces a HIGH on both DP_CON and DM_CON can be detected as CDP, DCP, or

SDP (depending on the resistances of the resistor dividers on DP_CON and DM_CON) and used to create the HIGH voltages on those pins. Any charger that lets both DP_CON and DM_CON signals float is detected as an SDP and CHG_DET stays de-asserted. In cases where the proprietary charger is detected as an SDP or CDP, since the switches are closed and access is made from the USB connector D+ and D- lines to the USB PHY block; the chargers can be detected within the PHY if so equipped

Ground Drops

When a DCP is detected, V_{DP_SRC} is forced on DP_CON provided GOOD_BAT is HIGH or if GOOD_BAT is LOW and the DBP timer has not expired. For current up to 1.5A flowing into the V_{BUS} and GND lines of the USB cable, this can translate to substantial ground drops that lift the ground of the portable device. This drop adds to the voltage at the DP_CON pin as seen from the DCP D+ pin. For the maximum ground drop of 375mV specified in the BC1.2 specification and for the maximum V_{DP_SRC} of 0.7V, the voltage as seen by the DCP would be 1.075V. Smart DCPs that rely on this voltage detection to determine attach and detach detection need to take this into account.

V_{BUS} **Tolerance**

When V_{BUS} rises, an internal Power On Reset (POR) detects this voltage and prepares the FSA831 for charger detection.

 V_{BUS} voltages up to 28V can be tolerated by the V_{BUS} pin. V_{BUS} can tolerate voltages up to -2V for cases where a charger is plugged in backwards.

Detection Flow

The flow diagram in Figure 3 shows how the FSA831 achieves battery charger detection consistent with BC1.2.



Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter				Max.	Unit	
V _{BUS}	Voltage from USB Connector				28	V	
Vsw	USB Switch I/O Voltage (DP_CON, DM_CON, DP_HOST, DM_HOST)			-0.5	6.0	V	
I _{SW}	USB Switch Current (DP_CON to DP_HOST, DM_CON to DM_HOST)				+30	mA	
V _{I/O}	Voltage from GOOD_BAT	, CHG_AL_N, CHG_DET and SW_OPEI	N ⊮Os	-0.5	6.0	V	
V _{CA}	Voltage from CHG_AL_N Output				28.0	V	
l _{i/O}	CHG_AL_N, CHG_DET and SW_OPEN Outputs Sink/Source Current			-5	+5	mA	
T _{STG}	Storage Temperature Range			-65	+150	°C	
TJ	Maximum Junction Temperature				+150	°C	
ΤL	Lead Temperature (Solde	ering, 10 Seconds)			+260	°C	
	IEC 61000-4-2 System	USB Pins (DP_CON, DM_CON, V _{BUS})	Air Gap		15		
ESD	LC 01000-4-2 System		Contact		8	kV	
E3D	Human Body Model, JED	Human Body Model, JEDEC JESD22-A114 All Pins			6	ΝV	
	Charged Device Model, JEDEC JESD22-C101 All Pins				2		

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{BUS}	V _{BUS} Input HIGH Voltage	4	6	V
V _{SW}	Switch I/O Voltage for USB Path	0	3.6	V
T _A	Operating Temperature	-40	+85	٥C

DC Electrical Characteristics

Unless otherwise indicated, $V_{BUS}=4V$ to 6V and $T_{A}=-40$ to +85°C. Typical values are at $T_{A}=25^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Status Out	tputs					<u>I</u>
Vонср	Output HIGH Voltage (CHG_DET)	I _{OH} =-2mA	2.0			V
V _{OL}	Output LOW Voltage (CHG_DET, CHG_AL_N, SW_OPEN)	I _{OL} =2mA			0.4	V
tdiff	Skew Betw een Any Output (CHG_DET, CHG_AL_N, SW_OPEN) Sw itching Relative to the Other Outputs Sw itching	$I_{VO}=\pm 2mA$, CHG_AL_N=20k Ω to 5V, SW_OPEN=10k Ω to 1.8V			100	ns
V _{BUS} Pin						<u>I</u>
VBUS _{VLD}	V _{BUS} Valid Detection Threshold ⁽¹⁾		0.8		4.0	V
BUSIN	V _{BUS} Input Leakage	V _{BUS} =0V to 0.8V			10	μA
I VBUSACT	V _{BUS} Active Mode Average Current	USB Path Active, USB Switch Closed After Charger Detection			400	μA
tουτ	Time from V _{BUS} Valid Asserted to CHG_DET, CHG_AL_N and SW_OPEN Outputs Valid	DP_CON pulled down to GND, $15k\Omega$, all voltages forced on V _{BUS} , DP_CON, DM_CON and GND simultaneously			250	ms
Switch Ch	aracteristics	· · · · · · · · ·				<u> </u>
I OFF	Pow er Off Leakage Current	USB Path V _{BUS} =0V, V _{SW} =0V or 3.6V, Figure 5			10	μA
R _{ONUSB}	High-Speed USB Range Switch On Resistance ⁽¹⁾	V _{DP_CON} /V _{DM_CON} =0V, 0.4V; I _{ON} =8mA; Figure 4; V _{BUS} =4V to 6V		6.5	9.0	Ω
Control In	put					
VIH	Input HIGH Voltage (GOOD_BAT)		1.1			V
VIL	Input LOW Voltage (GOOD_BAT)				0.5	V
R _{PD}	Pull Down Resistance (GOOD_BAT)		1			MΩ
l _{IN}	Input Leakage Current (GOOD_BAT)	V _{BUS} =5V, GOOD_BAT=0V to 4.4V			10	μA
lioff	OFF State Leakage Current (GOOD_BAT)	V _{BUS} =0V, GOOD_BAT=0V to 4.4V			10	μA
t _{DBP}	Dead Battery Provision (DBP) Timer				45	min
t _{GB}	Time from GOOD_BAT Asserted to SW_OPEN De-Asserted, Switches Closed and Meet the RONUSB Specification				30	ms
t _{DB}	Time from GOOD_BAT De-asserted to SW_OF	EN Asserted, Switches Opened			65	ms
Battery Ch	harger Detection Parameters from BC1.2 Spe	cification				
V_{DAT_REF}	Data Detect Voltage		0.25		0.40	V
V_{DM_SRC}	D- Source Voltage ⁽²⁾		0.5		0.7	V
V _{DP_SRC}	D+ Source Voltage ⁽²⁾		0.5		0.7	V
V _{LGC}	Logic Threshold				2.0	V
IDM_SINK	D- Sink Current			1	175	μA
DP_SINK	D+ Sink Current				175	μA
DP_SRC	Data Contact Detect Current Source				13	μA
tdcd_dbnc	Data Contact Detect Debounce		10		İ	ms
tDCD_TOUT	Time for DCD to Timeout		300	450	900	ms
tvdpsrc_on	D+ Voltage Source On Time		40			ms
tVDMSRC_ON	D- Voltage Source On Time		40			ms

Notes:

1. Guaranteed by characterization; not production tested.

 The voltage source, V_{DP_SRC} / V_{DM_SRC}, is able to source at least 250µA when the output voltage is in the specified range. This voltage source should not pull DP_CON / DM_CON below 2.2V when DP_CON / DM_CON is pulled to a voltage of 3.0V minimum or 3.6V maximum with a resistance of 900Ω minimum or 1575Ω maximum.

AC Electrical Characteristics

Unless otherwise specified, values are at T_A =-40 to +85°C; all typical values are for V_{CC}=3.3V at T_A =25°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	Figure
Xtalk	Active Channel Crosstalk, DP_CON to DM_CON ⁽³⁾	$f=1MHz$, $R_T=50\Omega$, $C_L=0pF$		-78		dB	Figure 7
		f=240MHz, R_T =50 Ω , C_L =0pF		-36			
OIRR	Off Isolation Rejection Ratio, DM_HOST to DM_CON, DP_HOST to DP_CON ⁽³⁾	$f=1MHz$, $R_T=50\Omega$, $C_L=0pF$		-84		dB	Figure 6
		f=240MHz, R_T =50 Ω , C_L =0pF		-34			

Note:

3. Guaranteed by characterization; not production tested.

Capacitance

Unless otherwise specified, values are at $T_A\!\!=\!\!\!-40$ to +85°C.

Symbol	Parameter	Condition	Typical	Unit	Figure
COFF	DP_CON, DM_CON Off Capacitance ⁽⁴⁾	V _{BIAS} =0.2V, f=1MHz	3.9	pF	Figure 8
C _{ON}	DP_CON, DM_CON On Capacitance ⁽⁴⁾	$V_{BIAS}=0.2V, f=1MHz$	7.2	pF	Figure 9

Note:

4. Guaranteed by characterization; not production tested.





ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative