### **CHANGE NOTIFICATION**



July 02, 2014

Dear Sir/Madam:

PCN# 070214

#### Subject: Notification of Change to LTC2481 Datasheet

Please be advised that Linear Technology Corporation has made a change to the LTC2481 specification in order to improve device manufacturability. The Maximum External Oscillator Frequency ( $f_{EOSC}$ ) in the Timing Characteristics is being reduced from 4000kHz to 1000kHz. This is also noted in the text and in the graphs of performance vs. sample rate in Figures 20 to 27 of the attached datasheet. Performance degrades at high sample rates as shown in the figures, and an external oscillator frequency of 1000kHz is a more conservative maximum. In addition, the on-chip PTAT signal (Internal PTAT Signal) performance has been clarified as shown in the attached datasheet. No changes are being made to the circuit or the test methodology. Product shipped after September 3, 2014 will be tested to the new limit.

Should you have any further questions, please feel free to contact me at 408-432-1900 ext. 2077, or by email at <u>JASON.HU@LINEAR.COM</u>. If I do not hear from you by September 3, 2014, we will consider this change to be approved by your company.

Sincerely,

Jason Hu Quality Assurance Engineer

### ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltage (V <sub>CC</sub> ) to GND $-0.3V$ to 6V Analog Input Voltage to GND $-0.3V$ to (V <sub>CC</sub> + 0.3V) Reference Input Voltage to GND $-0.3V$ to (V <sub>CC</sub> + 0.3V) Digital Input Voltage to GND $-0.3V$ to (V <sub>CC</sub> + 0.3V)
Digital Output Voltage to GND $-0.3V$ to (V <sub>CC</sub> + 0.3V) Digital Output Voltage to GND
Operating Temperature Range
LTC2481C 0°C to 70°C
LTC2481I40°C to 85°C
LTC2481H40°C to 125°C
Storage Temperature Range65°C to 125°C

### PIN CONFIGURATION



### **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2481CDD#PBF	LTC2481CDD#TRPBF	LBPV	10-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LTC2481IDD#PBF	LTC2481IDD#TRPBF	LBPV	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC2481HDD#PBF	LTC2481HDD#TRPBF	LBPV	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS (NORMAL SPEED)** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Notes 3, 4)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Resolution (No Missing Codes)	$0.1 \le V_{REF} \le V_{CC}$ , -FS $\le V_{IN} \le$ +FS (Note 5)	٠	16			Bits
Integral Nonlinearity	$\begin{array}{l} 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 5V,  V_{IN(CM)} = 2.5V \; (Note \; 6) \\ 2.7V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V \; (Note \; 6) \end{array}$	•		2 1	10	ppm of V <sub>REF</sub> ppm of V <sub>REF</sub>
Offset Error	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$ (Note 13)	•		0.5	2.5	μV
Offset Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $GND \le IN^+ = IN^- \le V_{CC}$			10		nV/°C
Positive Full-Scale Error	$\begin{array}{l} 2.5V \leq V_{REF} \leq V_{CC}, \ \text{IN}^{+} = 0.75V_{REF}, \ \text{IN}^{-} = 0.25V_{REF} \\ 2.5V \leq V_{REF} \leq V_{CC}, \ \text{IN}^{+} = 0.75V_{REF}, \ \text{IN}^{-} = 0.25V_{REF} \ \text{(H-Grade)} \end{array}$	•			25 40	ppm of V <sub>REF</sub> ppm
Positive Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^+ = 0.75V_{REF}$ , $IN^- = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C
Negative Full-Scale Error	$\begin{array}{l} 2.5V \leq V_{REF} \leq V_{CC}, \ \text{IN}^- = 0.75V_{REF}, \ \text{IN}^+ = 0.25V_{REF} \\ 2.5V \leq V_{REF} \leq V_{CC}, \ \text{IN}^- = 0.75V_{REF}, \ \text{IN}^+ = 0.25V_{REF} \ \text{(H-Grade)} \end{array}$	•			25 40	ppm of V <sub>REF</sub> ppm
Negative Full-Scale Error Drift	$2.5V \le V_{REF} \le V_{CC}$ , $IN^- = 0.75V_{REF}$ $IN^+ = 0.25V_{REF}$			0.1		ppm of V <sub>REF</sub> /°C
Total Unadjusted Error	$\begin{array}{l} 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V  (Note  6) \\ 5V \leq V_{CC} \leq 5.5V,  V_{REF} = 5V,  V_{IN(CM)} = 2.5V  (Note  6) \\ 2.7V \leq V_{CC} \leq 5.5V,  V_{REF} = 2.5V,  V_{IN(CM)} = 1.25V  (Note  6) \end{array}$			15 15 15		ppm of V <sub>REF</sub> ppm of V <sub>REF</sub> ppm of V <sub>REF</sub>
Output Noise	$5V \le V_{CC} \le 5.5V$ , $V_{REF} = 5V$ , $GND \le IN^- = IN^+ \le V_{CC}$ (Note 12)			0.6		μV <sub>RMS</sub>
Internal PTAT Signal	T <sub>A</sub> = 27°C		390	420	450	mV
Internal PTAT Temperature Coefficient				1.4	_	mV/°C
Programmable Gain	See Table 2a	٠	1		256	





2481fc

## **TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 3)

SYMBOL	PARAMETER	R CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>EOSC</sub>	External Oscillator Frequency Range		٠	10	10 10004000-		kHz
t <sub>HEO</sub>	External Oscillator High Period		٠	0.125		100	μs
t <sub>LEO</sub>	External Oscillator Low Period		٠	0.125		100	μs
tconv_1	Conversion Time for 1x Speed Mode	50Hz Mode 50Hz Mode (H-Grade) 60Hz Mode 60Hz Mode (H-Grade) Simultaneous 50Hz/60Hz Mode Simultaneous 50Hz/60Hz Mode (H-Grade) External Oscillator (Note 10)	• • • •	157.2 157.2 131.0 131.0 144.1 144.1	160.3 160.3 133.6 133.6 146.9 146.9 41036/f <sub>EOSC</sub>	163.5 165.1 136.3 137.6 149.9 151.0	ms ms ms ms ms ms
t <sub>conv_2</sub>	Conversion Time for 2x Speed Mode	50Hz Mode 50Hz Mode (H-Grade) 60Hz Mode 60Hz Mode (H-Grade) Simultaneous 50Hz/60Hz Mode Simultaneous 50Hz/60Hz Mode (H-Grade) External Oscillator (Note 10)	• • •	78.7 65.6 72.2	80.3 66.9 73.6 20556/f <sub>EOSC</sub>	81.9 82.7 68.2 68.9 75.1 75.6	ms ms ms ms ms ms ms

## **I<sup>2</sup>CTIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Notes 3, 15)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
fscl	SCL Clock Frequency			0		400	kHz
thd(SDA)	Hold Time (Repeated) START Condition		•	0.6			μs
tLOW	LOW Period of the SCL Clock Pin		•	1.3			μs
t <sub>HIGH</sub>	HIGH Period of the SCL Clock Pin		•	0.6			μs
t <sub>SU(STA)</sub>	Set-Up Time for a Repeated START Condition		•	0.6			μs
t <sub>HD(DAT)</sub>	Data Hold Time		•	0		0.9	μs
t <sub>SU(DAT)</sub>	Data Set-Up Time		•	100			ns
tr	Rise Time for Both SDA and SCL Signals	(Note 14)	•	20+0.1CB		300	ns
tr	Fall Time for Both SDA and SCL Signals	(Note 14)	•	20+0.1CB		300	ns
tsu(sto)	Set-Up Time for STOP Condition		•	0.6			μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND.

Note 3: V<sub>CC</sub> = 2.7V to 5.5V unless otherwise specified.

 $\begin{array}{l} V_{REF} = \mathsf{REF^+} - \mathsf{REF^-}, \ V_{REFCM} = (\mathsf{REF^+} + \mathsf{REF^-})/2, \ \mathsf{FS} = 0.5 V_{REF}/\mathsf{GAIN}; \\ V_{IN} = \mathsf{IN^+} - \mathsf{IN^-}, \ V_{INCM} = (\mathsf{IN^+} + \mathsf{IN^-})/2. \end{array}$ 

Note 4: Use internal conversion clock or external conversion clock source with  $f_{EOSC} = 307.2$ kHz unless otherwise specified.

Note 5: Guaranteed by design, not subject to test.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band. Note 7: 50Hz mode (internal oscillator) or f<sub>EOSC</sub> = 256kHz ±2% (external oscillator).

Note 8: 60Hz mode (internal oscillator) or  $f_{EOSC}$  = 307.2kHz ±2% (external oscillator).

Note 9: Simultaneous 50Hz/60Hz mode (internal oscillator) or  $f_{EOSC} = 280$ kHz ±2% (external oscillator).

Note 10: The external oscillator is connected to the CA0/ $f_0$  pin. The external oscillator frequency,  $f_{EOSC}$ , is expressed in kHz.

Note 11: The converter uses the internal oscillator.

Note 12: The output noise includes the contribution of the internal calibration operations.

Note 13: Guaranteed by design and test correlation.

Note 14: CB = capacitance of one bus line in pF.

Note 15: All values refer to VIH(MIN) and VIL(MAX) levels.





### APPLICATIONS INFORMATION

In applications where the reference and input common mode voltages are different, extra errors are introduced. For every 1V of the reference and input common mode voltage difference (VREFCM - VINCM) and a 5V reference, each Ohm of reference source resistance introduces an extra (V<sub>REFCM</sub> - V<sub>INCM</sub>)/(V<sub>REF</sub> • R<sub>EQ</sub>) full-scale gain error, which is 0.074ppm when using internal oscillator and 60Hz mode. When using internal oscillator and 50Hz/60Hz mode, the extra full-scale gain error is 0.067ppm. When using internal oscillator and 50Hz mode, the extra gain error is 0.061ppm. If an external clock is used, the corresponding extra gain error is 0.24 • 10<sup>-6</sup> • f<sub>FOSC</sub>ppm.

The magnitude of the dynamic reference current depends upon the size of the very stable internal sampling capacitors and upon the accuracy of the converter sampling clock. The accuracy of the internal clock over the entire temperature



Figure 20. INL vs DIFFERENTIAL Input Voltage and Reference Source Resistance for C<sub>RFF</sub> > 1µF





26

and power supply range is typically better than 0.5%. Such a specification can also be easily achieved by an external clock. When relatively stable resistors (50ppm/°C) are used for the external source impedance seen by V<sub>RFF</sub>+ and V<sub>RFF</sub>, the expected drift of the dynamic current gain error will be insignificant (about 1% of its value over the entire temperature and voltage range). Even for the most stringent applications a one-time calibration operation may be sufficient.

In addition to the reference sampling charge, the reference pins ESD protection diodes have a temperature dependent leakage current. This leakage current, nominally 1nA ( $\pm$ 100nA max), results in a small gain error. A 100 $\Omega$ source resistance will create a 0.05µV typical and 5µV maximum full-scale error.



Figure 22. +FS Error vs Output Data Rate and Temperature



Figure 23. –FS Error vs Output Data Rate and Temperature



2481fc

### **APPLICATIONS INFORMATION**

