



## N-channel 100 V, 0.0036 $\Omega$ typ., 65 A, STripFET™ F7 Power MOSFET in a TO-220FP package

Datasheet – production data



**Figure 1. Internal schematic diagram**



## Features

Order code	V <sub>DS</sub>	R <sub>DS(on)max</sub>	I <sub>D</sub>	P <sub>TOT</sub>
STF150N10F7	100 V	0.0042 $\Omega$	65 A	35 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

## Applications

- Switching applications

## Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1. Device summary**

Order code	Marking	Package	Packaging
STF150N10F7	150N10F7	TO-220FP	Tube

## Contents

<b>1</b>	<b>Electrical ratings</b>	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b>	<b>4</b>
2.1	Electrical characteristics (curves)	6
<b>3</b>	<b>Test circuits</b>	<b>8</b>
<b>4</b>	<b>Package mechanical data</b>	<b>9</b>
<b>5</b>	<b>Revision history</b>	<b>12</b>

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage	100	V
$V_{GS}$	Gate- source voltage	$\pm 20$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	65	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	45	A
$I_{DM}^{(1)}$	Drain current (pulsed) $T_C = 25^\circ\text{C}$	260	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	35	W
$E_{AS}^{(2)}$	Single pulse avalanche energy	495	mJ
$T_J$	Operating junction temperature	-55 to 175	$^\circ\text{C}$
$T_{stg}$	Storage temperature		$^\circ\text{C}$

1. Pulse width is limited by safe operating area

2. Starting  $T_j=25^\circ\text{C}$ ,  $ID=30\text{ A}$ ,  $V_{DD}=50\text{ V}$ **Table 3. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case max	4.29	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal resistance junction-ambient max	62.5	$^\circ\text{C/W}$

## 2 Electrical characteristics

( $T_C = 25^\circ\text{C}$  unless otherwise specified)

**Table 4. On /off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$V_{GS} = 0$ , $I_D = 250 \mu\text{A}$	100			V
$I_{\text{DSS}}$	Zero gate voltage drain current	$V_{GS} = 0$ , $V_{DS} = 100 \text{ V}$			1	$\mu\text{A}$
		$V_{GS} = 0$ , $V_{DS} = 100 \text{ V}$ , $T_C = 125^\circ\text{C}$			100	$\mu\text{A}$
$I_{GSS}$	Gate-body leakage current	$V_{DS} = 0$ , $V_{GS} = +20 \text{ V}$			100	nA
$V_{GS(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$	2.5		4.5	V
$R_{DS(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 55 \text{ A}$		0.0036	0.0042	$\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 50 \text{ V}$ , $f = 1 \text{ MHz}$ , $V_{GS} = 0$	-	8115	-	pF
$C_{oss}$	Output capacitance		-	1510	-	pF
$C_{rss}$	Reverse transfer capacitance		-	67	-	pF
$Q_g$	Total gate charge	$V_{DD} = 50 \text{ V}$ , $I_D = 65 \text{ A}$ , $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 14</a> )	-	117	-	nC
$Q_{gs}$	Gate-source charge		-	47	-	nC
$Q_{gd}$	Gate-drain charge		-	26	-	nC

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(\text{on})}$	Turn-on delay time	$V_{DD} = 50 \text{ V}$ , $I_D = 55 \text{ A}$ , $R_G = 4.7 \Omega$ , $V_{GS} = 10 \text{ V}$ (see <a href="#">Figure 13</a> )	-	33	-	ns
$t_r$	Rise time		-	57	-	ns
$t_{d(\text{off})}$	Turn-off delay time		-	72	-	ns
$t_f$	Fall time		-	33	-	ns

**Table 7. Source drain diode**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current		-		65	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)		-		260	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 65 \text{ A}, V_{GS} = 0$	-		1.2	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 65 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 80 \text{ V}, T_J=150^\circ\text{C}$ (see <a href="#">Figure 15</a> )	-	70		ns
$Q_{rr}$	Reverse recovery charge		-	165		nC
$I_{RRM}$	Reverse recovery current		-	4.7		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Gate charge vs gate-source voltage










Figure 7. Static drain-source on-resistance




**Figure 8. Capacitance variations****Figure 9. Normalized gate threshold voltage vs temperature****Figure 10. Normalized on-resistance vs temperature****Figure 11. Normalized  $V_{DS}$  vs temperature****Figure 12. Source-drain diode forward characteristics**

### 3 Test circuits

**Figure 13. Switching times test circuit for resistive load**




**Figure 14. Gate charge test circuit**




**Figure 15. Test circuit for inductive load switching and diode recovery times**




**Figure 16. Unclamped inductive load test circuit**



**Figure 17. Unclamped inductive waveform**




**Figure 18. Switching time waveform**



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com).  
ECOPACK® is an ST trademark.

Figure 19. TO-220FP drawing



7012510\_Rev\_K\_B

**Table 8. TO-220FP mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	4.4		4.6
B	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
H	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

## 5 Revision history

**Table 9. Document revision history**

Date	Revision	Changes
22-Jan-2014	1	First release.
22-Aug-2014	2	Updated title, features and description in cover page. Updated <i>Figure 3: Thermal impedance</i> .

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

