

9-CHANNEL RS-422 / RS-485 TRANSCEIVER

FEATURES

- Designed to Operate at up to 20 Million Data Transfers per Second on Each RS-422/RS-485 Channel
- **SN65HVD09 Packaged in Thin Shrink** Small-Outline Package with 0.5-mm Pin Pitch
- ESD Protection on Bus Pins Exceeds 12kV
- Low Disabled Supply Current 8 mA Typ
- **Thermal Shutdown Protection**
- **Positive- and Negative-Current Limiting**
- Power-Up/Down Glitch Protection

DESCRIPTION

The SN65HVD09 is a 9-channel RS-422 / RS-485 transceiver suitable for industrial applications. It offers improved switching performance, a small package, and high ESD protection. The precise skew limits ensures that the propagation delay times, not only from channel-to-channel but from device-to-device, are closely matched for the tight skew budgets associated with high-speed parallel data buses.


Patented thermal enhancements are used in the thin shrink, small-outline package (TSSOP), allowing operation over the industrial temperature range. The TSSOP package offers very small board area requirements while reducing the package height to 1 mm. This provides more board area and allows component mounting to both sides of the printed circuit boards for low-profile, space-restricted applications such as small form-factor hard disk drives.

The HVD09 can withstand electrostatic discharges exceeding 12 kV using the human-body model, and 600 V using the machine model on the RS-485 I/O terminals. This provides protection from the noise that can be coupled into external cables. The other terminals of the device can withstand discharges exceeding 4 kV and 400 V respectively.


Each of the nine half-duplex channels of the HVD09 is designed to operate with either RS-422 or RS-485 communication networks.

The SN65HVD09 is characterized for operation over an ambient air temperature range of -40°C to 85°C.

SN65HVD09 DGG (TOP VIEW)



Terminals 13 through 17, and 40 through 44 are connected together to the package lead frame and signal ground.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLLS941 – DECEMBER 2008 www.ti.com





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


PIN FUNCTIONS

PIN		LOGIC	I/O	TERMINATION	DESCRIPTION
NAME	NO.	LEVEL	1/0	TERMINATION	DESCRIPTION
1A to 9A	4,6,8,10, 19,21,23, 25,27	TTL	I/O	Pullup	1A to 9A carry data to and from the communication controller.
1B- to 9B-	29,31,33, 35,37,.46 , 48,50,52	RS-485	I/O	Pulldown	1B- to 9B- are the inverted data signals of the balanced pair to/from the bus.
1B+ to 9B+	30,32,34, 36,38,47, 49,51,53	RS-485	I/O	Pullup	1B+ to 9B+ are the noninverted data signals of the balanced pair to/from the bus.
BSR	2	TTL	Input	Pullup	BSR is the bit significant response. BSR disables receivers 1 through 8 and enables wired-OR drivers when BSR and DE/RE and CDE1 or CDE2 are high. Channel 9 is placed in a high-impedance state with BSR high.
CDE0	54	TTL	Input	Pulldown	CDE0 is the common driver enable 0. Its input signal enables all drivers when CDE0 and $1DE/\overline{RE}$ – $9DE/\overline{RE}$ are high.
CDE1	55	TTL	Input	Pulldown	CDE1 is the common driver enable 1. Its input signal enables drivers 1 to 4 when CDE1 is high and BSR is low.
CDE2	56	TTL	Input	Pulldown	CDE2 is the common driver enable 2. When CDE2 is high and BSR is low, drivers 5 to 8 are enabled.
CRE	3	TTL	Input	Pullup	CRE is the common receiver enable. When high, CRE disables receiver channels 5 to 9.
1DE/RE to 9DE/RE	5,7,9,11, 20,22,24, 26,28	TTL	Input	Pullup	1DE/RE-9DE/RE are direction controls that transmit data to the bus when it and CDE0 are high. Data is received from the bus when 1DE/RE-9DE/RE and CRE and BSR are low and CDE1 and CDE2 are low.
GND	1,13,14, 15,16,17, 40,41,42, 43,44	NA	Power	NA	GND is the circuit ground. All GND terminals except terminal 1 are physically tied to the die pad for improved thermal conductivity. (1)
V _{CC}	12,18,39, 45	NA	Power	NA	Supply voltage

⁽¹⁾ Terminal 1 must be connected to signal ground for proper operation.



LOGIC DIAGRAM (POSITIVE LOGIC)





TEXAS INSTRUMENTS

ABSOLUTE MAXIMUM RATINGS(1)

			VALUE	UNIT
V_{CC}	Supply voltage range (2)		-0.3 to 6	V
	Bus voltage range		-10 to 15	V
	Data I/O and control (A side) voltage range		-0.3 to V _{CC} +0.5	V
Io	Receiver output current		±40	mA
		B side and GND, Class 3, A ⁽³⁾	12	kV
	Flootroototic discharge	B side and GND, Class 3, B ⁽³⁾	400	V
	Electrostatic discharge	All terminals, Class 3, A	4	kV
		All terminals, Class 3, B	400	V
	Continuous total power dissipation (4)		Internally Limited	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.r

DISSIPATION RATINGS

PACKAGE	TA ≤ 25°C	OPERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGG	2500 mW	20 mW/°C	1600 mW	1300 mW

⁽¹⁾ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

PACKAGE THERMAL CHARACTERISTICS

			MIN NOM	MAX	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	DGG, board-mounted, no air flow	50		°C/W
θ_{JC}	Junction-to-case thermal resistance	DGG	27		°C/W
T_{SD}	Thermal shutdown temperature		165		°C

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage		4.75	5	5.25	V
V _{IH}	High-level input voltage	Except nB+, nB-(1)	2			V
V _{IL}	Low-level input voltage	Except no+, no-			0.8	V
V_O , V_I , or V_{IC}	Voltage at any bus terminal (separately or common-mode)	nB+ or nB-	-7		12	V
	Output current	Driver	-60		60	mA
1 ₀		Receiver	-8		8	mA
T _A	Ambient temperature	SN65HVD09	-40		85	°C

(1) n = 1 - 9

Submit Documentation Feedback

⁽²⁾ All voltage values are with respect to the GND terminals.

³⁾ This absolute maximum rating is tested in accordance with MIL-PRF-38535, Method 3015.7.

⁽⁴⁾ The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature.



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SI		UNIT	
					MIN	TYP ⁽¹⁾	MAX	UNII
	Driver differential output voltage magnitude	RS-422 load,	R _L = 100 Ω		1	1.6		
$ V_{OD} $		RS-485 load,	$R_L = 54 \Omega$	See Figure 1		1.4		V
		Pull-Up Pull-Down	Load	See Figure 2	1	1.5		
.,	I Bala I accel accessor contains	A side, $I_{OH} = -8 \text{ m/s}$	A, V _{ID} = 200 mV,	See Figure 4	4	4.5		V
V _{OH}	High-level output voltage	B side,		See Figure 2		3		V
.,	Landania anti-utani	A side, I _{OH} = 8 mA	, V _{ID} = -200 mV,	See Figure 4		0.6	0.8	V
V _{OL}	Low-level output voltage	B side,		See Figure 2		1		V
V _{IT+}	Receiver positive-going differential input threshold voltages	$I_{OH} = -8 \text{ mA},$		See Figure 4			0.2	V
V _{IT}	Receiver negativegoing differential input threshold voltage	I _{OL} = 8 mA,		SeeFigure 4	-0.2			V
V_{hys}	Receiver input hysteresis (V _{IT+} – V _{IT-})	V _{CC} = 5 V,	T _A = 25°C		24	45		mV
	Bus input current	V _{IH} = 12 V	V _{CC} = 5 V,				1	mA
		V _{IH} = 12 V	V _{CC} = 0,				1	mA
l _l		V _{IH} = -7 V	V _{CC} = 5 V,	Other input at 0 V	-0.8	-0.4		mA
		V _{IH} = -7 V	$V_{CC} = 0$,		-0.8	-0.3		mA
1	High level in and account	nA, BSR, DE/RE, a	and CRE,	V _{IH} = 2 V	-100			μΑ
I _{IH}	High-level input current	CDE0, CDE1, and	CDE2,	V _{IH} = 2V			100	μΑ
1	Law lovel input current	nA, BSR, DE/RE, a	and CRE,	V _{IL} = 0.8 V	-100			μΑ
I _{IL}	Low-level input current	CDE1, CDE1, and	CDE2,	V _{IL} = 0.8 V			100	μΑ
os	Short circuit output current	nB+ or nB-					±260	mA
1	High-impedance-state output	nA			Se	e I _{IH} and I _{IL}		
oz	current	nB+ or nB-				See I _{II}		
		Disabled					10	
СС	Supply current	All drivers enabled	, no load				60	mA
		All receivers enable	ed, no load				45	
Co	Output capacitance	nB+ or nB- to GNE)			18	25	pF
	Power dissipation capacitance (2)	Receiver				40		pF
C_{pd}	Power dissipation capacitance (2)	Driver				100		þг

⁽¹⁾ All typical values are at V_{CC} = 5 V, T_A = 25°C. (2) C_{pd} determines the no-load dynamic supply current consumption, I_S = C_{PD} × V_{CC} × f + I_{CC}



DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	SN	9	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNII
t _{pd}	Propagation delay time, t _{PHL} or t _{PLH} (see Figure 2 and Figure 3)		2.5		13.5	ns
t _{sk(p)}	Pulse skew, t _{PHL} - t _{PLH}				4	ns
t _f	Fall time	S1 to B, See Figure 3		4		ns
t _r	Rise time	See Figure 3		8		ns
t _{en}	Enable time, control inputs to active output				50	ns
t _{dis}	Disable time, control inputs to high-impedance output				100	ns
t _{PHZ}	Propagation delay time, high-level to high-impedance output			17	100	ns
t _{PLZ}	Propagation delay time, low-level to high-impedance output	See Figure 6 and		25	100	ns
t _{PZH}	Propagation delay time, high-impedance to high-level output	Figure 7		17	50	ns
t _{PZL}	Propagation delay time, high-impedance to low-level output			17	50	ns

⁽¹⁾ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	DADAMETED	TEST CONDITIONS	SN65HVD09			LINUT
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation delay time, t _{PHL} or t _{PLH} (see Figure 2 and Figure 3)		8.5		14.5	ns
t _{sk(lim)}	Skew limit, maximum t _{pd} – minimum t _{pd} (2)				5	ns
t _{sk(p)}	Pulse skew, t _{PHL} - t _{PLH}			0.6	4	ns
t _t	Transition time $(t_r \text{ or } t_f)$	See Figure 5		2		ns
t _{en}	Enable time, control inputs to active output				50	ns
t _{dis}	Disable time, control inputs to high-impedance output				60	ns
t_{PHZ}	Propagation delay time, high-level to high-impedance output				60	ns
t_{PLZ}	Propagation delay time, low-level to high-impedance output	See Figure 8 and			50	ns
t _{PZH}	Propagation delay time, high-impedance to high-level output	Figure 9			50	ns
t _{PZL}	Propagation delay time, high-impedance to low-level output				50	ns

All typical values are at V_{CC} = 5 V, T_A = 25°C. This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions and to any two



PARAMETER MEASUREMENT INFORMATION





Figure 1. Driver Test Circuit, RS-422 and RS-485 Loading



 $^{^\}dagger$ CDEO and DE/RE are at 2 V, BSR is at 0.8V, and all others are open. ‡ All nine drivers are enabled, similarly loaded, and switching.

Figure 2. Driver Test Circuit, Pull-Up and Pull-Down Loading[‡]





Figure 3. Driver Delay and Transition Time Test Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



† CDEO, CDE1, CDE2, BSR, CRE, and DE/RE at 0.8 V

Figure 4. Receiver Propagation Delay and Transition Time Test Circuit

- A. All input pulses are supplied by a generator having the following characteristics: $t_r \le 6$ ns, $t_f \le 6$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50$ Ω .
- B. All resistances are in Ω and $\pm 5\%$, unless otherwise indicated.
- C. All capacitances are in pF and ±10%, unless otherwise indicated.
- D. All indicated voltages are ±10 mV.





Figure 5. Receiver Delay and Transition Time Waveforms



[†] Includes probe and jig capacitance in two places.

Figure 6. Driver Enable and Disable Time Test Circuit

[‡] All nine receivers are enabled and switching.

www.ti.com SLLS941-DECEMBER 2008

Table 1. Enabling for Driver Enable and Disable Time

DRIVER	BSR	CDE0	CDE1	CDE2	CRE
1–8	Н	Н	L	L	X
9	L	Н	Н	Н	Н





Figure 7. Driver Enable Time Waveforms

A. All input pulses are supplied by a generator having the following characteristics: $t_f \le 6$ ns, $t_f \le 6$ ns, $PRR \le 1$ MHz, NOTES: duty cycle = 50%, Z_O = 50 Ω .

- B. All resistances are in Ω and ±5%, unless otherwise indicated.
- C. All capacitances are in pF and ±10%, unless otherwise indicated.
- D. All indicated voltages are ±10 mV.



[†]CDEO is high, CDE1, CDE2, BSR, and CRE are low, all others are open.

Figure 8. Receiver Enable and Disable Time Test Circuit

[‡] Includes probe and jig capacitance.





Figure 9. Receiver Enable and Disable Time Waveforms


NOTES: A. All input pulses are supplied by a generator having the following characteristics: $t_r \le 6$ ns, $t_f \le 6$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50$ Ω .


- B. All resistances are in Ω and $\pm 5\%$, unless otherwise indicated.
- C. All capacitances are in pF and ±10%, unless otherwise indicated.
- D. All indicated voltages are ±10 mV.




TYPICAL CHARACTERISTICS











SLLS941 – DECEMBER 2008 www.ti.com


TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS (continued)





RECEIVER PROPAGATION DELAY TIME VS TEMPERATURE



PROPAGATION DELAY TIME
VS
TEMPERATURE

13

12

t_{PHL}

11

4

7

-40

-20

0

20

40

60


80

Temperature - °C

Figure 16.

Figure 17.


TYPICAL CHARACTERISTICS (continued)





TYPICAL CHARACTERISTICS (continued)

SCHEMATICS OF INPUTS AND OUTPUTS





APPLICATION INFORMATION

FUNCTION TABLES

RECEIVER




	INP	OUTPUT	
	B+1	Α	
Г	L	Н	L
	Н	L	Н

DRIVER




INPUT	OUTPUTS		
Α	B+	B-	
L	L	Н	
Н	н	L	

TRANSCEIVER




INPUTS				0	UTPU	TS
DE/RE	Α	B+ ¹	B –1	Α	B+	B-
L	_	L	Н	L	-	_
L	_	Н	L	Н	_	_
Н	L	_	-	_	L	Н
Н	Н	_	_	_	Н	L

DRIVER WITH ENABLE




INPUT	S	OUTPUTS			
DE/RE	Α	B+	B-		
L	L	Z	Z		
L	Н	Z	Z		
Н	L	L	Н		
Н	Н	Н	L		

WIRED-OR DRIVER



INPUT	OUTPUTS				
Α	B+	B-			
L	Z	Z			
Н	Н	L			

TWO-ENABLE INPUT DRIVER




INPUT	rs	OUTPUTS			
DE/RE	Α	B+	В-		
L	L	Z	Z		
L	Н	Н	L		
Н	L	L	Н		
Н	Н	Н	L		

NOTE: H = high level, L = low level, X = irrelevant, Z = high impedance (off)


(1) An H in this column represents a voltage of 200 mV or higher than the other bus input. An L represents a voltage of 200 mV or lower than the other bus input. Any voltage less than 200 mV results in an indeterminate receiver output.

SLLS941 – DECEMBER 2008 www.ti.com







(a) ACTIVE-HIGH BIDIRECTIONAL I/O WITH SEPARATE ENABLE




(c) WIRED-OR DRIVER AND ACTIVE-HIGH INPUT



(b) ACTIVE-LOW BIDIRECTIONAL I/O WITH SEPARATE ENABLE



(d) SEPARATE ACTIVE-HIGH INPUT, OUTPUT, AND ENABLE



(e) SEPARATE ACTIVE-LOW INPUT AND OUTPUT AND ACTIVE-HIGH ENABLE

- 1: When 0 is open drain
- 2: Must be open-drain or 3-state output
 - (1) When 0 is open drain
 - (2) Must be open-drain or 3-state output

NOTE: The BSR, $\overline{\text{CRE}}$, A, and DE/ $\overline{\text{RE}}$ inputs have internal pullup resistors. CDE0, CDE1, and CDE2 have internal pulldown resistors.





Figure 19. Typical Transceiver Connections



SLLS941-DECEMBER 2008 www.ti.com

CHANNEL LOGIC CONFIGURATIONS WITH CONTROL INPUT LOGIC

The following logic diagrams show the positive-logic representation for all combinations of control inputs. The control inputs are from MSB to LSB; the BSR, CDE0, CDE1, CDE2, and $\overline{\text{CRE}}$ bit values are shown below the diagrams. Channel 1 is at the top of the logic diagrams; channel 9 is at the bottom of the logic diagrams.



SLLS941-DECEMBER 2008 www.ti.com








Figure 32. 01101 Figure 33. 01110

Figure 29. 01010

Figure 30. 01011

Figure 31. 01100

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback






Figure 38. 10110 and 10111

Hi-Z






Figure 39. 11000 and 11001




Figure 40. 11010 and 11011




Figure 41. 11100 and 11101




Figure 42. 11110 and 11111

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD09DGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Drawing Pins		Length (mm)	Width (mm)	Height (mm)	
SN65HVD09DGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD09DGG	DGG	TSSOP	56	35	530	11.89	3600	4.9



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated