



Order

Now





THVD1520 SLLSF67-OCTOBER 2019

THVD1520 10 Mbps RS-485 Transceiver With ±8-kV IEC ESD Protection

Features 1

- Meets or exceeds the requirements of the TIA/EIA-485A standard
- 4.5-V to 5.5-V supply voltage
- 10 Mbps, Half-Duplex RS-422/RS-485
- Bus I/O protection
 - ± 16-kV HBM ESD
 - ± 8-kV IEC 61000-4-2 contact discharge
 - ± 8-kV IEC 61000-4-2 air gap discharge
 - ± 4-kV IEC 61000-4-4 fast transient burst
- Extended industrial temperature range: -40°C to 125°C
- Large receiver hysteresis for noise rejection
- Low power consumption
 - Low standby supply current: < 1 µA
 - Quiescent during operation: < 840 µA
- Glitch-free power-up/down for hot plug-in • capability
- Open, short and idle bus failsafe
- 1/8 unit load (up to 256 bus nodes)

2 Applications

- Factory Automation & Control
- **Building Automation** ٠
- **HVAC Systems**
- Video Surveillance
- **Smart Meters**

3 Description

THVD1520 is a robust half-duplex RS-485 transceiver for industrial applications. The bus pins are immune to high levels of IEC contact discharge ESD events eliminating the need of additional system-level protection components.

The device operates from a single 5-V supply. The wide common-mode voltage range and low input leakage on bus pins make THVD1520 suitable for multi-point applications over long cable runs.

THVD1520 is available in industry standard 8-pin SOIC package for drop-in compatibility. The device is characterized for ambient temperatures from -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
THVD1520	SOIC (8)	4.90 mm × 3.91 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Table of Contents

1	Feat	ures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	ESD Ratings [IEC] 4
	6.4	Recommended Operating Conditions5
	6.5	Thermal Information 5
	6.6	Electrical Characteristics
	6.7	Power Dissipation Characteristics7
	6.8	Switching Characteristics 7
	6.9	Typical Characteristics 8
7	Para	ameter Measurement Information
8	Deta	ailed Description 11
	8.1	Overview
	8.2	Functional Block Diagrams 11

	8.3	Feature Description	11
	8.4	Device Functional Modes	11
9	App	lication and Implementation	13
	9.1	Application Information	13
	9.2	Typical Application	13
10	Pow	ver Supply Recommendations	18
11		out	
	11.1		
	11.2	Layout Example	19
12	Dev	ice and Documentation Support	20
	12.1	Device Support	20
	12.2	Third-Party Products Disclaimer	20
	12.3	Receiving Notification of Documentation Updates	20
	12.4	Community Resources	20
	12.5	Trademarks	20
	12.6		
	12.7	Glossary	20
13		hanical, Packaging, and Orderable	
	Info	mation	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2019	*	Initial release.



5 Pin Configuration and Functions



Pin Functions

PIN NAME NO.		I/O	DESCRIPTION
		1/0	DESCRIPTION
R	1	Digital output	Receive data output
RE	2	Digital input	Receiver enable, active low (internal 5-M Ω pull-up)
DE	3	Digital input	Driver enable, active high (internal 5-M Ω pull-down)
D	4	Digital input	Driver data input (internal 5-M Ω pull-up)
GND	5	Ground	Device ground
А	6	Bus input/output	Bus I/O port, A (complementary to B)
В	7	Bus input/output	Bus I/O port, B (complementary to A)
V _{CC}	8	Power	5-V supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
VL	Input voltage at any logic pin (D, DE or RE)	-0.3	5.7	V
V_A, V_B	Voltage at A or B inputs, as differential or common-mode with respect to GND	-18	18	V
lo	Receiver output current	-24	24	mA
TJ	Junction temperature		170	°C
T _{STG}	Storage temperature	65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus terminals and GND	±16,000	V	
	Human body model (HBM), per ANSI/LSDA/3LDLC 35-001	All other pins	±4,000	N/	
	Charged-device model (CDM), per JEDEC specification JESD22-0	C101 ⁽²⁾	±1,500	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 ESD Ratings [IEC]

				VALUE	UNIT	
			IEC 61000-4-2 ESD (Contact Discharge), bus terminals and GND	±8,000		
	V _(ESD) Electrostatic discharge	IEC 61000-4-2 ESD (Air-Gap Discharge), bus terminals and GND	±8,000	V		
		IEC 61000-4-4 EFT (Fast transient or burst), bus terminals and GND	±4,000			

6.4 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	Supply voltage			5.5	V
V _{ID}	Differential input voltage				12	V
VI	Input voltage at any bus terminal ⁽¹⁾		-7		12	V
V_{IH}	High-level input voltage (driver, driver-enable, and receiver-enable inputs)		2		V_{CC}	V
VIL	Low-level input voltage (driver, driver-enable, and receiver-enable inputs)		0		0.8	V
	Output current	Driver	-60		60	mA
I _O		Receiver	-8		8	ША
RL	Differential load resistance		54	60		Ω
1/t _{UI}	Signaling rate				10	Mbps
TJ	Junction temperature		-40		150	°C
$T_{A}^{(2)}$	Operating ambient temperature		-40		125	°C

(1)

The algebraic convention in which the least positive (most negative) limit is designated as minimum is used in this data sheet. Operation is specified for internal (junction) temperatures upto 150°C. Self-heating due to internal power dissipation should be (2) considered for each application. Maximum junction temperature is internally limited by the thermal shutdown (TSD) circuit which disables the device when the junction temperature reaches 170°C.

6.5 Thermal Information

		THVD1520	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	125.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.6	°C/W
ΨJT	Junction-to-top characterization parameter	20.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	67.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

50 3 50 150	V mV V mV mV mA
3 50	mV V mV mV mA
3 50	mV V mV mV mA
3 50	V mV mV mA
3 50	V mV mV mA
50	mV mV mA
	mV mA
150	mA
150	
	nF
	рі
110	
	μA
	kΩ
-50	mV
	mV
	mV
	V
0.4	V
1	μA
95	mA
2.5	μA
840	
580	μA
680	μΑ
1	
	0.4 1 95 2.5 840 580 680

(1) Under any specific conditions, $V_{\text{IT+}}$ is specified to be at least V_{HYS} higher than $V_{\text{IT-}}.$



6.7 Power Dissipation Characteristics

	PARAMETER		TEST CONDITIONS	VALUE	UNIT	
	Power dissipation, driver and	Unterminated	$R_L = 300 \ \Omega, \ C_L = 50 \ pF$	100		
PD	PD receiver enabled, $V_{CC} = 5.5 \text{ V}$, $T_A = 125^{\circ}\text{C}$, 50% duty cycle square-wave	RS-422 load	R_L = 100 Ω , C_L = 50 pF	135	mW	
	signal at maximum signaling rate	RS-485 load	$R_{L} = 54 \ \Omega, \ C_{L} = 50 \ pF$	190		

6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	MIN	TYP	MAX	UNIT					
Driver											
t _r , t _f	Driver differential output rise and fall times		See Figure 9	10	17	30	ns				
t _{PHL} , t _{PLH}	Driver propagation delay		See Figure 9		20	35	ns				
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}		See Figure 9		0.8	4	ns				
t _{PHZ} , t _{PLZ}	Driver disable time		See Figure 10 and Figure 11		25	100	ns				
	Driver enable time	Receiver enabled	See Figure 10 and Figure 11		25	100	ns				
t _{PHZ} , t _{PLZ}		Receiver disabled	See Figure 10 and Figure 11		1.5	3	μs				
Receiver											
t _r , t _f	Receiver output rise and fall times		See Figure 14		5	15	ns				
t _{PHL} , t _{PLH}	Receiver propagation delay time		See Figure 14		50	95	ns				
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}		See Figure 14		3	15	ns				
t _{PHZ} , t _{PLZ}	Receiver disable time		See Figure 15		15	30	ns				
t _{PZL(1)} ,		Driver enabled	See Figure 15		25	170	ns				
t _{PZH(1)} t _{PZL(2)} , t _{PZH(2)}	Receiver enable time	Driver disabled	See Figure 16		1	5	μs				

THVD1520 SLLSF67-OCTOBER 2019 Texas Instruments

www.ti.com

6.9 Typical Characteristics

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{\text{A}} = 25^{0}\text{C}$ (unless otherwise noted)





7 Parameter Measurement Information



Figure 7. Measurement of Driver Differential Output Voltage With Common-Mode Load



Figure 8. Measurement of Driver Differential and Common-Mode Output With RS-485 Load



Figure 9. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



Figure 10. Measurement of Driver Enable and Disable Times With Active High Output and Pull-Down Load



Figure 11. Measurement of Driver Enable and Disable Times With Active Low Output and Pull-up Load

Texas Instruments

www.ti.com

Parameter Measurement Information (continued)



Figure 12. Measurement of Bus Impedance



Figure 13. Measurement of Receiver Output Short Circuit Current



Figure 14. Measurement of Receiver Output Rise and Fall Times and Propagation Delays











8 Detailed Description

8.1 Overview

The THVD1520 is a low-power, half-duplex RS-485 transceiver suitable for data transmission up to 10 Mbps.

8.2 Functional Block Diagrams



8.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC 61000-4-2 of up to ± 8 kV (contact discharge), ± 8 kV (air gap discharge) and against electrical fast transients (EFT) according to IEC 61000-4-4 of up to ± 4 kV.

8.4 Device Functional Modes

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case, the differential output voltage defined as $V_{OD} = V_A - V_B$ is positive. When D is low, the output states reverse, B turns high, A becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to V_{CC} , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE	OUTI	PUTS	FUNCTION		
D	DE	А	В			
Н	Н	Н	L	Actively drive bus high		
L	Н	L H		Actively drive bus low		
Х	L	Z	Z	Driver disabled		
Х	OPEN	Z	Z	Driver disabled by default		
OPEN	н	Н	L	Actively drive bus high by default		

Table 1. Driver Function Table

When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_A - V_B$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of V_{ID} are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

TEXAS INSTRUMENTS

www.ti.com

Table 2. Receiver Function Table

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FUNCTION
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
V _{ID} < V _{IT-}	L	L	Receive valid bus low
Х	Н	Z	Receiver disabled
Х	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	н	Fail-safe high output
Short-circuit bus	L	н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The THVD1520 is a half-duplex RS-485 transceiver commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.

9.2 Typical Application

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor, R_T , whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.



Figure 17. Typical RS-485 Network With Half-Duplex Transceivers

9.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

9.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.

Typical Application (continued)

9.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{(STUB)} \le 0.1 \times t_r \times v \times c$

where

- t_r is the 10/90 rise time of the driver
- c is the speed of light $(3 \times 10^8 \text{ m/s})$
- *v* is the signal velocity of the cable or trace as a factor of *c*

(1)

9.2.1.3 Bus Loading

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the THVD1520 consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

9.2.1.4 Receiver Failsafe

The differential receivers of the THVD1520 are *failsafe* to invalid bus states caused by the following:

- Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{HYS} (the separation between V_{IT+} and V_{IT-}). As shown in the table, differential signals more negative than -200 mV will always cause a low receiver output, and differential signals more positive than 200 mV will always cause a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT+} threshold, and the receiver output will be high. Only when the differential input is more than V_{HYS} below V_{IT+} will the receiver output transition to a low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{HYS} , as well as the value of V_{IT+} .



Typical Application (continued)

9.2.1.5 Transient Protection

The bus pins of the THVD1520 transceiver family include on-chip ESD protection against ±16-kV HBM and ±8-kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.



Figure 18. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 19 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5-kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automation.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.





Typical Application (continued)

In the event of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 20 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.



Figure 20. Comparison of Transient Energies



Typical Application (continued)

9.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary. Figure 21 suggests a protection circuit against 1 kV surge (IEC 61000-4-5) transients. Table 3 shows the associated bill of materials.



Figure 21. Transient Protection Against Surge Transients for Half-Duplex Devices

Table 3. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER	
XCVR	RS-485 transceiver	THVD1520	ТІ	
R1	10.0 mulas musef thick film register		Vieheu	
R2	10- Ω , pulse-proof thick-film resistor	CRCW0603010RJNEAHP	Vishay	
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns	



9.2.3 Application Curves



Figure 22. Waveforms at 10 Mbps Operation, PRBS7 Data Pattern



Figure 23. Waveforms at 10 Mbps Operation, Clock Data Pattern

10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100 nF ceramic capacitor located as close to the supply pins as possible. This helps to reduce supply voltage ripple present on the outputs of switched-mode power supplies and also helps to compensate for the resistance and inductance of the PCB power planes.



11 Layout

11.1 Layout Guidelines

Robust and reliable bus node design often requires the use of external transient protection devices in order to protect against surge transients that may occur in industrial environments. Since these transients have a wide frequency bandwidth (from approximately 3 MHz to 300 MHz), high-frequency layout techniques should be applied during PCB design.

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from propagating across the board.
- 2. Use V_{CC} and ground planes to provide low inductance. Note that high-frequency currents tend to follow the path of least impedance and not the path of least resistance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF decoupling capacitors as close as possible to the V_{CC} pins of transceiver, UART and/or controller ICs on the board.
- 5. Use at least two vias for V_{CC} and ground connections of decoupling capacitors and protection devices to minimize effective via inductance.
- 6. Use $1-k\Omega$ to $10-k\Omega$ pull-up and pull-down resistors for enable lines to limit noise currents in theses lines during transient events.
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up.
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.



11.2 Layout Example

Figure 24. Layout Example

TEXAS INSTRUMENTS

www.ti.com

12 Device and Documentation Support

12.1 Device Support

12.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
THVD1520DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1520	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

STRUMENTS

TAPE AND REEL INFORMATION



THVD1520DR



B0

(mm)

5.2

6.4

K0

(mm)

2.1

P1

(mm)

8.0

w

(mm)

12.0

Pin1

Quadrant

Q1

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



330.0

12.4

*All dimensions are nominal							
Device	Package	Package	Pins	SPQ	Reel	Reel	A0
	Туре	Drawing			Diameter	Width	(mm)
					(mm)	W1 (mm)	

8

2500

D

SOIC



PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THVD1520DR	SOIC	D	8	2500	356.0	356.0	35.0

D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated