

2N4870


2N4871



SOLID STATE INC.

46 FARRAND STREET
BLOOMFIELD, NEW JERSEY 07003

www.solidstateinc.com




SILICON UNIJUNCTION TRANSISTORS

. . . designed for pulse and timing circuits, sensing circuits, and thyristor trigger circuits. These devices feature:

- Low Peak Point Current – 1.0 μ A Typical
- Low Emitter Reverse Current – 5.0 nA Typical
- Passivated Surface for Reliability and Uniformity
- One-Piece Injection-Molded Unibloc[†] Plastic Package for Economy and Reliability
- High η for greater bandwidth.

PN UNIJUNCTION TRANSISTORS



MAXIMUM RATINGS ($T_A = 25^\circ$ unless otherwise noted)

Rating	Symbol	Value	Unit
RMS Power Dissipation*	P_D^*	300	mW
RMS Emitter Current	I_e	50	mA
Peak-Pulse Emitter Current**	i_e^{**}	1.5	Amp
Emitter Reverse Voltage	V_{B2E}	30	Volts
Interbase Voltage†	V_{B2B1}^{\dagger}	35	Volts
Operating Junction Temperature Range	T_J	-55 to +125	$^\circ$ C
Storage Temperature Range	T_{stg}	-55 to +150	$^\circ$ C

*Derate 3.0 mW/ $^\circ$ C increase in ambient temperature.

**Duty cycle $\leq 1\%$, PRR = 10 PPS (see Figure 5).

†Based upon power dissipation at $T_A = 25^\circ$ C.

FIGURE 1 – UNIJUNCTION TRANSISTOR SYMBOL AND NOMENCLATURE






FIGURE 2 – STATIC Emitter CHARACTERISTICS CURVES



STYLE 9:
PIN 1. BASE 1
2. Emitter
3. Base 2

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.32	5.33	0.170	0.210
B	4.44	5.21	0.175	0.205
C	3.18	4.19	0.125	0.165
D	0.41	0.56	0.016	0.022
F	0.41	0.48	0.016	0.019
G	1.14	1.40	0.045	0.055
H	—	2.54	—	0.100
J	2.41	2.67	0.095	0.105
K	12.70	—	0.500	—
L	6.35	—	0.250	—
N	2.03	2.92	0.080	0.115
P	2.92	—	0.115	—
R	3.43	—	0.135	—
S	0.36	0.41	0.014	0.016

All JEDEC dimensions and notes apply.

2N4870, 2N4871

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Fig. No.	Symbol	Min	Typ	Max	Unit
Intrinsic Standoff Ratio* ($V_{B2B1} = 10 \text{ V}$)	4, 7	η^*	0.56 0.70	— —	0.75 0.85	—
Interbase Resistance ($V_{B2B1} = 3.0 \text{ V}, I_E = 0$)	10, 11	R_{BB}	4.0	6.0	9.1	k ohms
Interbase Resistance Temperature Coefficient ($V_{B2B1} = 3.0 \text{ V}, I_E = 0, T_A = -65 \text{ to } +125^\circ\text{C}$)	11	αR_{BB}	0.10	—	0.90	%/ $^\circ\text{C}$
Emitter Saturation Voltage** ($V_{B2B1} = 10 \text{ V}, I_E = 50 \text{ mA}$)		$V_{EB1(\text{sat})}^{**}$	—	2.5	—	Volts
Modulated Interbase Current ($V_{B2B1} = 10 \text{ V}, I_E = 50 \text{ mA}$)		$I_{B2(\text{mod})}$	—	15	—	mA
Emitter Reverse Current ($V_{B2E} = 30 \text{ V}, I_B1 = 0$)	6	I_{EB20}	—	0.005	1.0	μA
Peak-Point Emitter Current ($V_{B2B1} = 25 \text{ V}$)	8, 9	I_P	—	1.0	5.0	μA
Valley-Point Current** ($V_{B2B1} = 20 \text{ V}, R_{B2} = 100 \text{ ohms}$)	12, 13	I_V^{**}	2.0 4.0	5.0 7.0	—	mA
Base-One Peak Pulse Voltage	2N4870 2N4871	V_{OB1}	3.0 5.0	6.0 8.0	—	Volts

* η , Intrinsic standoff ratio, is defined in terms of the peak-point voltage, V_P , by means of the equation: $V_P = \eta V_{B2B1} + V_F$, where V_F is about 0.49 volt at 25°C @ $I_F = 10 \mu\text{A}$ and decreases with temperature at about 2.5 mV/ $^\circ\text{C}$. The test circuit is shown in Figure 4. Components R_1 , C_1 , and the UJT form a relaxation oscillator; the remaining circuitry serves as a peak-voltage detector. The forward drop of Diode D_1 compensates for V_R . To use, the "cal" button is pushed, and R_3 is adjusted to make the current meter, M_1 , read full scale. When the "cal" button is released, the value of η is read directly from the meter, if full scale on the meter reads 1.0.

** Use pulse techniques: $PW \approx 300 \mu\text{s}$, duty cycle $\leq 2.0\%$ to avoid internal heating, which may result in erroneous readings.

FIGURE 3 – V_{OB1} TEST CIRCUIT




FIGURE 4 – η TEST CIRCUIT





FIGURE 5 – PRR TEST CIRCUIT AND WAVEFORM



2N4870, 2N4871

TYPICAL CHARACTERISTICS

FIGURE 6 – Emitter Reverse Current





FIGURE 7 – INTRINSIC STANDOFF RATIO



PEAK POINT CURRENT

FIGURE 8 – EFFECT OF VOLTAGE





FIGURE 9 – EFFECT OF TEMPERATURE



INTERBASE RESISTANCE

FIGURE 10 – EFFECT OF VOLTAGE





FIGURE 11 – EFFECT OF TEMPERATURE



2N4870, 2N4871

TYPICAL CHARACTERISTICS

VALLEY CURRENT

FIGURE 12 – EFFECT OF VOLTAGE





FIGURE 13 – EFFECT OF TEMPERATURE



VALLEY VOLTAGE

FIGURE 14 – EFFECT OF VOLTAGE




FIGURE 15 – EFFECT OF TEMPERATURE




FIGURE 16 – OUTPUT VOLTAGE

