

IS62/65WV2568DALL

IS62/65WV2568DBLL



256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

JULY 2017

FEATURES

- High-speed access time: 35ns, 45ns, 55ns
- CMOS low power operation
 - 36 mW (typical) operating
 - 9 μ W (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
 - $1.8V \pm 10\%$ Vcc (IS62/65WV2568DALL)
 - 2.5V–3.6V Vcc (IS62/65WV2568DBLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Industrial temperature available
- Lead-free available

DESCRIPTION


The *ISSI* IS62/65WV2568DALL and IS62/65WV2568DBLL are high-speed, 2M bit static RAMs organized as 256K words by 8 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{CS1}$ is HIGH (deselected) or when CS2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS62/65WV2568DALL and IS62/65WV2568DBLL are packaged in the JEDEC standard 32-pin TSOP (TYPE I), sTSOP (TYPE I), and 36-pin mini BGA.

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. *ISSI* reserves the right to make changes to this specification and its products at any time without notice. *ISSI* assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

PIN DESCRIPTIONS


A0-A17	Address Inputs
CS1	Chip Enable 1 Input
CS2	Chip Enable 2 Input
OE	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connection
Vcc	Power
GND	Ground

PIN CONFIGURATION

36-pin mini BGA (B) (6mm x 8mm)



32-pin TSOP (TYPE I), sTSOP (TYPE I)



IS62/65WV2568DALL, IS62/65WV2568DBLL**ABSOLUTE MAXIMUM RATINGS⁽¹⁾**

Symbol	Parameter	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.2 to V _{cc} +0.3	V
T _{TG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (V_{cc})

Range	Ambient Temperature	IS62/65WV2568DALL	IS62/65WV2568DBLL
Commercial	0°C to +70°C	1.8V ± 10%	2.5V - 3.6V
Industrial	-40°C to +85°C	1.8V ± 10%	2.5V - 3.6V
Automotive (A3)	-40°C to +125°C	1.8V ± 10%	2.5V - 3.6V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	V_{cc}	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -0.1 mA	1.8V ± 10%	1.4	—	V
		I _{OH} = -1 mA	2.5-3.6V	2.2	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 0.1 mA	1.8V ± 10%	—	0.2	V
		I _{OL} = 1.0 mA	2.5-3.6V	—	0.4	V
V _{IH}	Input HIGH Voltage		1.8V ± 10%	1.4	V _{cc} + 0.2	V
			2.5-3.6V	2.2	V _{cc} + 0.3	V
V _{IL⁽¹⁾}	Input LOW Voltage		1.8V ± 10%	-0.2	0.4	V
			2.5-3.6V	-0.2	0.6	V
I _{LI}	Input Leakage	GND ≤ V _{IN} ≤ V _{cc}		-1	1	µA
I _{LO}	Output Leakage	GND ≤ V _{OUT} ≤ V _{cc} , Outputs Disabled		-1	1	µA

Notes:

For IS62/65WV2568DALL:

V_{IL} (min.) = -1.0V AC (pulse width < 10ns). Not 100% tested.

V_{IH} (max.) = V_{cc} + 1.0V AC; (pulse width < 10ns). Not 100% tested.

For IS62/65WV2568DBLL:

V_{IL} (min.) = -2.0V AC (pulse width < 10ns). Not 100% tested.

V_{IH} (max.) = V_{cc} + 2.0V AC; (pulse width < 10ns). Not 100% tested.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	8	pF
C_{OUT}	Input/Output Capacitance	$V_{OUT} = 0V$	10	pF



Note:

- Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

Parameter	62WV2568DALL (Unit)	62WV2568DBLL (Unit)
Input Pulse Level	0.4V to Vcc-0.2V	0.4V to Vcc-0.3V
Input Rise and Fall Times	5 ns	5ns
Input and Output Timing and Reference Level	V_{REF}	V_{REF}
Output Load	See Figures 1 and 2	See Figures 1 and 2

	1.8V \pm 10%	2.5V - 3.6V
$R_1(\Omega)$	3070	3070
$R_2(\Omega)$	3150	3150
V_{REF}	0.9V	1.5V
V_{TM}	1.8V	2.8V

AC TEST LOADS**Figure 1****Figure 2**

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Max.	Max.	Max.	Unit	
			35ns	45ns	55ns		
Icc	Vcc Dynamic Operating Supply Current	Vcc = Max., I _{OUT} = 0 mA, f = f _{MAX}	Com.	15	12	10	mA
			Ind.	20	15	12	
			Auto.	25	20	15	
			typ. ⁽²⁾	10	8	6	
Isb1	TTL Standby Current (TTL Inputs)	CS2 = VIL f = 0Hz	Com.	0.1	0.1	0.1	mA
			Ind.	0.2	0.2	0.2	
			Auto.	0.3	0.3	0.3	
Isb2	CMOS Standby Current (CMOS Inputs)	(1) 0V ≤ CS2 ≤ 0.2V OR (2) $\overline{CS1} \geq VDD - 0.2V$, $CS2 \geq VDD - 0.2V$ f= 0Hz	Com.	7	7	7	μA
		Ind.	10	10	10		
		Auto.	–	30	30		
		typ. ⁽²⁾		3			

Note:

- At f = f_{MAX}, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
- Typical values are measured at V_{CC} = 3.0V, T_A = 25°C and not 100% tested.


READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	35ns		45ns		55ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	35	—	45	—	55	—	ns
t _{AA}	Address Access Time	—	35	—	45	—	55	ns
t _{OH} A	Output Hold Time	10	—	10	—	10	—	ns
t _{ACS1} /t _{ACS2}	CS1/CS2 Access Time	—	35	—	45	—	55	ns
t _{DQE}	OE Access Time	—	15	—	20	—	25	ns
t _{HZOE} ⁽²⁾	OE to High-Z Output	—	10	—	15	—	20	ns
t _{LZOE} ⁽²⁾	OE to Low-Z Output	5	—	5	—	5	—	ns
t _{HZCS1} /t _{HZCS2} ⁽²⁾	CS1/CS2 to High-Z Output	0	10	0	15	0	20	ns
t _{LZCS1} /t _{LZCS2} ⁽²⁾	CS1/CS2 to Low-Z Output	10	—	10	—	10	—	ns


Notes:

1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2. Tested with the load in Figure 2. Transition is measured ± 500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CS1} = \overline{OE} = V_{IL}$, $CS2 = \overline{WE} = V_{IH}$)

AC WAVEFORMS

READ CYCLE NO. 2^(1,3) ($\overline{\text{CS1}}$, CS2, $\overline{\text{OE}}$ Controlled)**Notes:**

1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
2. The device is continuously selected. $\overline{\text{OE}}$, $\overline{\text{CS1}} = \text{V}_{IL}$. $\text{CS2} = \overline{\text{WE}} = \text{V}_{IH}$.
3. Address is valid prior to or coincident with $\overline{\text{CS1}}$ LOW and CS2 HIGH transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)


Symbol	Parameter	35ns		45ns		55ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{WC}	Write Cycle Time	35	—	45	—	55	—	ns
t _{SCS1} /t _{SCS2}	CS1/CS2 to Write End	25	—	35	—	45	—	ns
t _{AW}	Address Setup Time to Write End	25	—	35	—	45	—	ns
t _{HA}	Address Hold from Write End	0	—	0	—	0	—	ns
t _{SA}	Address Setup Time	0	—	0	—	0	—	ns
t _{PWE}	WE Pulse Width	30	—	35	—	40	—	ns
t _{SD}	Data Setup to Write End	15	—	20	—	25	—	ns
t _{HD}	Data Hold from Write End	0	—	0	—	0	—	ns
t _{HZWE}	WE LOW to High-Z Output	—	20	—	20	—	20	ns
t _{LZWE}	WE HIGH to Low-Z Output	5	—	5	—	5	—	ns

Notes:



1. Test conditions and output loading conditions are specified in the AC Test Conditions and AC Test Loads (Figure 1).
2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS

WRITE CYCLE NO. 1 (CS1/CS2 Controlled, OE = HIGH or LOW)



AC WAVEFORMS

WRITE CYCLE NO. 2 (\overline{WE} Controlled: \overline{OE} is HIGH During Write Cycle)WRITE CYCLE NO. 3 (\overline{WE} Controlled: \overline{OE} is LOW During Write Cycle)


DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
V _{DR}	V _{cc} for Data Retention	See Data Retention Waveform	1.5	3.6	V
I _{DR}	Data Retention Current	(1) 0V < CS2 < 0.2V, or (2) CS1 ≥ V _{DD} - 0.2V, CS2 ≥ V _{dd} - 0.2V	Com. Ind. Auto. typ. ⁽¹⁾	— — — —	7 10 20 2 μA
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
t _{RDR}	Recovery Time	See Data Retention Waveform	t _{RC}	—	ns


Note:

1. Typical values are measured at V_{cc} = V_{DR}(min), T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CS2 Controlled)



DATA RETENTION WAVEFORM ($\overline{CS1}$ Controlled)



Note: CS2 must satisfy either CS2 ≥ V_{cc} - 0.2V or CS2 ≤ 0.2V

IS62/65WV2568DALL, IS62/65WV2568DBLL**ORDERING INFORMATION****IS62WV2568DALL (1.8 ± 10%)****Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
55	IS62WV2568DALL-55TI	TSOP, TYPE I
55	IS62WV2568DALL-55TLI	TSOP, TYPE I, Lead-free
55	IS62WV2568DALL-55BI	mini BGA (6mm x 8mm)
55	IS62WV2568DALL-55BLI	mini BGA (6mm x 8mm), Lead-free
55	IS62WV2568DALL-55HI	sTSOP, TYPE I
55	IS62WV2568DALL-55HLI	sTSOP, TYPE I, Lead-free



IS62WV2568DBLL (2.5V - 3.6V)**Industrial Range: -40°C to +85°C**

Speed (ns)	Order Part No.	Package
35	IS62WV2568DBLL-35HLI	sTSOP, TYPE I
35	IS62WV2568DBLL-35TLI	TSOP, TYPE I, Lead-free
45	IS62WV2568DBLL-45TI	TSOP, TYPE I
45	IS62WV2568DBLL-45TLI	TSOP, TYPE I, Lead-free
45	IS62WV2568DBLL-45BI	mini BGA (6mm x 8mm)
45	IS62WV2568DBLL-45BLI	mini BGA (6mm x 8mm), Lead-free
45	IS62WV2568DBLL-45HI	sTSOP, TYPE I
45	IS62WV2568DBLL-45HLI	sTSOP, TYPE I, Lead-free

IS65WV2568DBLL (2.5V - 3.6V)**Automotive Range (A3): -40°C to +125°C**

Speed (ns)	Order Part No.	Package
45	IS65WV2568DBLL-45TLA3	TSOP, TYPE I, Lead-free
45	IS65WV2568DBLL-45HLA3	sTSOP, TYPE I, Lead-free

SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.95	1.25	0.037	0.049		
A1	0.05	0.15	0.002	0.008		
A2	0.90	1.05	0.035	0.041		
b	0.16	0.27	0.006	0.011		
D	13.10	13.40	13.70	0.516	0.528	0.539
D1	11.70	11.80	11.90	0.461	0.465	0.469
E	7.90	8.00	8.10	0.311	0.315	0.319
e	0.50	BSC.		0.020	BSC.	
L	0.30	0.50	0.70	0.012	0.020	0.028
L1	0.25	BSC.		0.010	BSC.	
ZD	0.25	REF.		0.010	REF.	
Θ	0	3°	5°	0	3°	5°
C	0.10			0.21	0.004	0.008




DETAIL A


NOTE :

1. Controlling Dimension : mm
2. Dimension D1 and E do not include mold protrusion.
3. Dimension b does not include dambar protrusion/intrusion.
4. Reference Document : JEDEC MO-183
5. Formed leads shall be planar with respect to one another within 0.1mm at the seating plane after final test.

CASE 2




SYMBOL	DIMENSION IN MM			DIMENSION IN INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A		0.20	1.20		0.008	0.047
A1	0.20		0.30	0.012	0.016	0.012
ϕk	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
D1	5.25	BSC.	5.207	BSC.		
E	5.90	6.00	6.10	0.2320	0.2360	0.240
E1	3.75	BSC.	3.75	BSC.	0.148	BSC.
e	0.75	BSC.			0.030	BSC.
ZD	1.375	REF.			0.054	REF.
ZE	1.125	REF.			0.044	REF.



NOTE :

1. CONTROLLING DIMENSION : MM.
2. Reference document : JEDEC MO-207



REV.	E	DATE
1	36/48L 6x8mm TF-BGA Package Outline	08/12/2008