0.3A/0.6A Half-Bridge Gate Driver

General Description

The RT7027 is a high-voltage gate driver IC with dual outputs. The IC, together with an external bootstrap network, drives dual N-MOSFETs or IGBTs in a half-bridge configuration with input voltage rail up to 600V.

The IC is equipped with a "common-mode dV/dt noise canceling technique" to provide high dV/dt immunity which enables stable operation under high dV/dt noise circumstances. Two Under-Voltage Lockout (UVLO) functions continuously monitor the bias voltages on VCC and BOOT-to-LX for preventing malfunction when the bias voltages are lower than the specified threshold voltages. A dead time control prevents shoot-through of the external power MOSFETs. The logic level of the PWM signal input pins are compatible with standard TTL logic level for ease of interfacing with controlling devices.

Ordering Information

RT7027

Package Type S : SOP-8 Lead Plating System

G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes.

Marking Information

RT7027 GSYMDNN RT7027GS : Product Number YMDNN : Date Code

Features

- Floating Channel Designed for Bootstrap Operation with Input Voltage up to 600V
- 300mA/600mA Sourcing/Sinking Current
- High dV/dt Immunity : ±50V/ns
- V_{CC} and $V_{BOOT\,-\,LX}$ Supply Range from 10V to 20V
- Under-Voltage Lockout Functions for Both Channels
- Matched Propagation Delays Between Both Channels
- TTL Compatible Logic Input
- Internal Dead-Time Setting
- High-Side Output In-Phase with HIN Input Signal
- Low-Side Output Out of Phase with $\overline{\text{LIN}}$ Input Signal
- RoHS Compliant and Halogen Free

Applications

- PDP Scan Driver
- Fluorescent Lamp Ballast
- SMPS
- Motor Driver

Pin Configuration



SOP-8



Typical Application Circuit



Functional Pin Description

Pin No.	Pin Name	Pin Function
1	VCC	Supply voltage input.
2	HIN	Logic input for high-side gate driver.
3	LIN	Logic input for low-side gate driver.
4	GND	Logic ground and low-side driver return.
5	LGATE	Low-side driver output.
6	LX	Return for high-side gate driver.
7	UGATE	High-side driver output.
8	BOOT	Bootstrap supply for high-side gate driver.

Copyright ©2017 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

Functional Block Diagram



Operation

The RT7027 is a high-voltage gate driver for driving highside and low-side MOSFETs in a half-bridge configuration. The RT7027 uses ultra high voltage device and floating well to allow UGATE to drive external MOSFET operating up to 600V. When the HIN voltage is above the logic-high threshold, the UGATE voltage goes to turn on the external MOSFET. When the HIN voltage is below the logic-low threshold, the MOSFET is turned off.

The operating behavior of the LGATE, controlled by the $\overline{\text{LIN}}$ pin, is like the behavior of the UGATE.

Under-Voltage Lockout (UVLO) Function

When the VCC or BOOT-to-LX voltage is lower than the UVLO threshold, the UGATE and LGATE output will be disabled.

Pulse Generator

The pulse generator is used to transmit the HIN input signal to the UGATE driver.

Dead-Time Control

The dead-time control function is designed to prevent the high-side and low-side MOSFETs form shoot-through.



Absolute Maximum Ratings (Note 1)

VCC Supply Voltage, VCC	- –0.3 to 25V
• LX to GND	0.3V to 625V
• BOOT to LX	- –0.3V to 25V
UGATE to LX	-0.3V to V _{BOOT-LX} + 0.3V
LGATE to GND	
• HIN, LIN to GND	- –0.3V to V_{CC} + 0.3V
Allowable LX Voltage Slew Rate, dV _{LX} /dt	- –50V/ns to 50V/ns
• Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
SOP-8	- 0.53W
Package Thermal Resistance (Note 2)	
SOP-8, θ _{JA}	- 188°C/W
Junction Temperature	- 150°C
Lead Temperature (Soldering, 10 sec.)	- 260°C
Storage Temperature Range	- –65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Model)	
Except HV pin	- 2kV
HV (BOOT, UGATE and LX) to GND	- 1kV

Recommended Operating Conditions (Note 4)

VCC Supply Voltage, VCC	- 10V to 20V
• BOOT-to-LX	- 10V to 20V
• LX to GND	0V to 600V
UGATE to LX	- $0V$ to $V_{\text{BOOT-LX}}$
LGATE to GND	- 0 to V _{CC}
• HIN, LIN to GND	- 0 to V _{CC}
Ambient Temperature Range	40°C to 125°C

Electrical Characteristics

(V_{CC} = V_{BOOT - LX} = 15V, T_A = 25°C, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
V _{CC} Under-Voltage Lockout Threshold (On)	VTHON_VCC		7	8.5	10	V
V _{BOOT – LX} Under-Voltage Lockout Threshold (On)	VTHON_BOOT		7	8.5	10	V
V _{CC} Under-Voltage Lockout Threshold (Off)	VTHOFF_VCC		6.3	7.8	9.3	V
V _{BOOT – LX} Under-Voltage Lockout Threshold (Off)	VTHOFF_BOOT		6.3	7.8	9.3	V
V _{CC} Under-Voltage Lockout Hysteresis	VHYS_VCC			0.7		V
V _{BOOT – LX} Under-Voltage Lockout Hysteresis	VHYS_BOOT			0.7		V

Copyright©2017 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

Parameter		Symbol	Test Conditions		Тур	Max	Unit	
LX Leakage Curr	LX Leakage Current		$V_{BOOT} = V_{LX} = 600V$			50	μA	
VCC Quiescent 0	Current	IQ_VCC			220	400	μA	
BOOT-to-LX Qui Current	escent	IQ_BOOT-LX			100	200	μA	
VCC Operating C	Current	IP_VCC				600	μA	
BOOT-to-LX Operating Current		IP_BOOT-LX	Frequency = 20kHz, UGATE = LGATE = open			600	μA	
HIN, LIN	Logic-High	Viн		2.5				
Input Voltage	Logic-Low	VIL				0.8	V	
UGATE, LGATE Output Voltage	High-Level	Voн	Sourcing current = 2mA, VBOOT – VUGATE, VCC – VLGATE		50	200		
	Low-Level	Vol	Sinking current = 2mA, V _{UGATE-LX} , V _{LGATE}		20	100	mV	
HIN Input	Logic-High	I _{IN+}	HIN = VCC, $\overline{\text{LIN}}$ = GND		2	10	_	
Current	Logic-Low	I _{IN-}	HIN = GND, $\overline{\text{LIN}}$ = VCC	-1			μA	
UGATE and LGATE Sourcing Current		I _{O+}	UGATE = LX, LGATE = GND, current pulse width < 10μ s, low duty		290			
UGATE and LGATE Sinking Current		I _{O-}	UGATE = LX, LGATE = GND, current pulse width < 10μ s, low duty		600		mA	

Dynamic Electrical Characteristics (Note 5)

$(V_{CC} = V_{BOOT - LX} = 15V, LX = GND, C_L = 1000pF, T_A = 25^{\circ}C, unless otherw$	(ico coocifiod)
(VCC - VBOO) = LX - TOV, LX - GND, CL - TOOODE, TA - ZO C, UNIESS OTHERW	

Parameter	Symbol	Test Conditions		Тур	Max	Unit
Turn-on Delay	t _{ON}			680	820	ns
Turn-off Delay	toff	V _{LX} = 0 or 600V (Note 6)		150	300	ns
Turn-on Rising Time	t _R			70	170	ns
Turn-off Falling Time	t⊨			35	90	ns
Dead-Time	t _{Dead}			520	650	ns

- **Note 1.** Stresses beyond those listed "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- **Note 2.** θ_{JA} is measured under natural convection (still air) at $T_A = 25^{\circ}C$ with the component mounted on a high effectivethermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Please refer to the Timing Diagram and Dynamic Waveforms in the Application Information.
- **Note 6.** Turn-off Delay for V_{LX} = 600V is guaranteed by design.







Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Copyright@2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com





Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.













Low-Level Output Voltage vs. Temperature





Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS7027-00 September 2017





Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Application Information

Timing Diagram and Dynamic Waveforms

Figure 1 is the RT7027 input/output timing diagram, and Figure 2 is a definition of dynamic characteristics. You can know those definitions and the relationship between input and output from these figures. For example : t_{ON} , t_{OFF} , t_R , t_F ...



Figure 1. Input/Output Timing Diagram



Figure 2. Dynamic Electrical Characteristics Definition

Deadtime, t_{Dead}

To avoid the simultaneous conduction of high-side and low-side power switches cause shoot through, the switching operation of the IC control circuit introduces a deadtime function. In the deadtime period, even if the input sends another power switch conduction signal, the control circuit will remain closed drive state. Figure 3 illustrates the definition of deadtime and the relationship between the high-side and low-side gate signals.



Figure 3. Deadtime Definition

Matched Propagation Delays between Both Channels

Because the IC internal level shifter circuit causes the propagation delay of the high-side output signal, shown in Figure 4. The RT7027 adds a propagation delay matching circuit in the low-side logic circuit, so that high-side and low-side output signals approximately synchronization.





Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula :

 $\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = (\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{J}\mathsf{A}}$

Copyright ©2017 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a SOP-8 package, the thermal resistance, θ_{JA} , is 188°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated as below :

 $P_{D(MAX)}$ = (125°C - 25°C) / (188°C/W) = 0.53W for a SOP-8 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(\text{MAX})}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 5 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.



Figure 5. Derating Curve of Maximum Power Dissipation

Layout Consideration

A proper PCB layout for power supply can reduce unnecessary waveform noise and electromagnetic interference problems to ensure proper system operation, please refer to the following PCB layout considerations:

• For the high voltage and high current loop layout of power supply should be as thick and short. Avoid excessive layout generated parasitic inductance and resistors to cause significant noise.

- > In order to shorten the length of IC layout, you need to consider the relative placement for IC and the power switches. It is recommended that the power switches placed in a symmetrical manner, and the IC close to high-side and low-side elements.
- In order to reduce the noise coupling, it is recommended that the ground layout should not be placed under or near the high voltage floating side.
- > The layout between high-side and low-side power switches should be thick and straight, avoiding the formation of long loops. Too long distance will increase the loop area, and electromagnetic interference suppression capabilities would be affected. However, too short distance may cause overheating situation. It is necessary to consider the most appropriate way.
- Refer to typical application circuit, the VCC capacitor (C1), BOOT to LX capacitor (CBOOT), and bootstrap diode (D_{BOOT}) need to be placed as close to the IC as possible to minimize parasitic inductance and resistance. The C_{BOOT} selected range is from 0.1µF to 0.47µF, and the VCC capacitor (C1) is greater than ten times CBOOT. It is recommended to use fast or ultra fast reverse recovery time bootstrap diode D_{BOOT}.



Figure 6. LX Pin Resister

- In Figure 6, the LX pin voltage drop can be improved by adding R_{LX} (R_{LX} = 1 to 10 Ω), because the dv/dt is affected by (R_{LX} + R_{UGATE}).
- If the gate current loop opens circuit for some factors, at this time, the current flows through the gate loop via the power MOSFET drain-to-gate parasitic capacitor. The current will charge the gate-to-source parasitic capacitor

Copyright ©2017 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

to result in power MOSFET wrong action. The power switches can be damaged or burned out, the resisters (about least $10k\Omega$) are connected between the gate and source pin can prevent malfunction of the power switches.

The selection of larger parasitic capacitor power switch or gate resister may result in too long turn-off time making the high-side and low-side power switches shoot through. In order to prevent the situation, reverse parallel with diodes (D_{UGATE} & D_{LGATE}) in the R_{UGATE} and R_{LGATE} (shown in Figure 7), providing a fast discharge path for the power switches in a short time to complete the closing operation.



Figure 7. Reverse Parallel with Diodes

Copyright©2017 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.



Outline Dimension



Symbol	Dimensions	n Millimeters	Dimensions In Inches		
	Min	Max	Min	Max	
А	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
Н	0.170	0.254	0.007	0.010	
I	0.050	0.254	0.002	0.010	
J	5.791	6.200	0.228	0.244	
М	0.400	1.270	0.016	0.050	

8-Lead SOP Plastic Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.