



# M0121LB-222LHAR2-I1

## Vacuum Fluorescent Display Module

**RoHS Compliant** 

Newhaven Display International, Inc.

2511 Technology Drive, Suite 101 Elgin IL, 60124 Ph: 847-844-8795 Fax: 847-844-8796

www.newhavendisplay.com nhtech@newhavendisplay.com nhsales@newhavendisplay.com

STA	NDARD	SPECIFICATION FO		DOCUMENT NO.	REV .NO	PAGE
NA	AME	SI ECIFICATION FO	K AI I KOVAL		00	1/16
Th	SCOPE is specifica FEATU	ation applies to VFD module	(Model No: M0121)	LB-222LHAR2-I	[1].	
2.1 2.2 2.3 2.4 2.5 2.6 2.7	This VFD High qual Compact + +5V singl Brightnes 8 user def	module can be communicated ity of display and brightness. and flat packed one-chip contra e power supply. s adjustment available by softw inable fonts available (CG-RA paracters and LEVEL-BAR p	oller. vare (4 levels). M font).			
3. (		AL DESCRIPTION	,	,		
3.2 V 3.3 T	When any both partie	ed necessary service parts sh	ication, appropriate	action shall be ta		
	PRODU Type	JCT SPECIFICATIO	DNS			
	· -	Туре		)121LB-222LHA	Table_1	
	1		N/C	1711 D 7771 114	DO 11	

## 4.2 Outer Dimensions, Weight (See Fig-4 for details)

Table\_2

Para	meter	Specification	Unit
Outer Dimensions	Width Height	195.0±1.0 45.0±1.0	mm mm
Dimensions	Thickness	Max 25.0	mm
We	ight	Typical 160	g

STANDARD	SDECIEL			DOVAT	DOC	UMENT NO .	REV .NC	)	PAGE	
NAME	SPECIFI	CATION F	OK APP	KUVAL			(	00	2/16	
4.3 Specifica	tions of Disp	lay Panel (	See Fig-5 f	or details)		Table_3				
	Parameter		Symbol Specification					Unit		
Display	Size		W×H		144.0	)×18.0		n	ım	
Display I	Pattern Dimensi	ons		See th	e Fig-	-5			-	
			Blue	e-Green	-	eak 505 n	m)			
Display (	Color		Yelle	owish-Orang		eak 605 r			-	
			Red	ldish orange	(p	oeak 665 i	nm)			
4.4 Environ	nent Conditi	ons						Tab	le_4	
	Parameter		Symbol	Min.		М	ax.	1	nit	
Operatin	g Temperature		Topr	-40		-	⊦80	°	С	
Storage	Temperature		Tstg	-50		-	-95	°	C	
Humidity	(Operating)		Hopr	0		8	35	ò	6	
Humidity	y (Non-operatir	ng)	Hstg	0		9	<del>9</del> 0	0	6	
Vibration	n (10~55Hz)		-	-		4		G		
Shock			-	-		4	0	(	3	
4.5 Absolute	Maximum F	Ratings						Tab	le_5	
	Parameter		Symbol	Min.		M	Max.		nit	
Supply V	bltage		Vcc	-0.5		6	.0	V	C	
Input Sig	inal Voltage		Vis	-0.5		V cc +0.5			C	
4.6 Recomm	end Operati	ng Conditi	ons			I		Tab	le_6	
	Parameter		Symbol	Min.	Ту	′p.	Max.	Ur	it	
Supply V	-		Vcc	4.5	5.	0	5.5	V	DC	
	ogic) Input Volt	-	V IS	0	-	-	V cc	-	C	
-	g Temperature		TOPR	-20	+2	25	+70		С	
4.7 DC Char	acteristics (T	a=+25 ℃, VC	I					1	ole_7	
	Parameter		Symbol	Min.		/p.	Max.	Ur		
Supply C	Current *)		Icc	-	60	00	1000	_	A	
Logic Ing	out Voltage	"H"Level	VIH	0.7×V cc	-	-	-	V		
	"L"Level		VIL	-			3×V cc		DC	
"H" level	input current	VIN=VCC	V IL	20		-	500		A	
		Green		100		00	-			
Brightne	SS	Rsh.O	L	10	2		-	tt	-L	
		Ysh.O		17	3	5	-			

\*) I CC shows the current when all dots are turned on. The surge current can be approx. 3 times the specified supply current at power on. However, the exact peak surge current amplitude and duration are dependent on the characteristics of the host power supply.







## **5. FUNCTION DESCRIPTIONS**

#### 5.1 Registers in VFD Controller

The VFD controller has two 8-bit registers, an instruction register (IR) and a data register (DR). IR stores instruction codes, such as display clear and address information for DD-RAM and CG-RAM. The IR can only be written from the host MPU. DR temporarily stores data to be written into DD-RAM or CG-RAM.

Data written into the DR from the MPU is automatically written into DD-RAM or CG-RAM by an internal operation.

By the register selector (RS) signal, these two registers can be selected (See Table\_8).

Table_	8	Register	Sel	ection
--------	---	----------	-----	--------

RS	/CS	/WR	Operation
0	0	0 to 1	IR write as an internal operation (display clear, etc.)
1	0	0 to 1	DR write as an internal operation (DR to DDRAM or CGRAM)
	•		

×: Don't care

#### **5.1.1 Address Counter (ACC)**

The address counter (ACC) assigns addresses to both DD-RAM and CG-RAM. When an address Of an instruction is written into the IR, the address information is sent from the IR to the ACC. Selection of either DD-RAM or CG-RAM is also determined concurrently by the instruction. After writing into DD-RAM or CG-RAM, the ACC is automatically incremented by 1 (decremented by 1).

#### 5.1.2 Display Data RAM (DD-RAM)

Display data RAM (DD-RAM) stores display data represented in 8-bit character codes. The area in DD-RAM that is not used for display can be used as general data RAM. See Table\_9 for the relationships between DD-RAM addresses and positions on the VFD.

Tuble_9 Relation bei	ween Digii	1 Osmon ur	IU DD-NAN	1 иши		
Digit	G1	G2	G3		G21	G22
Upper Row code	00Hex	01Hex	02Hex		14Hex	15Hex
Lower Row code	40Hex	41Hex	42Hex		54Hex	55Hex

Table\_9 Relation between Digit Position and DD-RAM data

#### 5.1.3 Character Generator ROM (CG-RAM)

The character generator ROM (CG-ROM) generates character patterns of  $5 \times 7$  dots from 8-bit Character codes (Table-10). It can generate 112 kinds of  $5 \times 7$  dot character patterns and 64 kinds of level bar patterns.

The character fonts are shown on the following page. The character coders 00Hex to 0Fhex are allocated to the CG-RAM.

STAN	DAR	D	~	DEC	TIOLT	101			DT	nor			DOC	UME	IT NO.		REV.	350		PAGE
NA	ME		S	PEC	FICAT	ION	FC	OR A	(PP	RO	VAL	1					ł	00		7/16
ble_10 3-RAN			r and	Leve	l bar Fon	t Tab	ole (C	G-R	.OM	) and				N(S1,S čex-BF	2,518) Hex)	0±		03(S1,S Hex-F7	12,518) 'Hex)	or
	Upp	er k	its	DB7	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	1			DB6	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
	1	/		DBS	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
Lov	er b	its	1	DB4	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
DB3	DB5	DB1	DBO		0	1	5	3	4	5	6	7	8	9	A	В	С	D	E	F
0	0	0	0	0	CG-RAM (D)			8	8			P		E			9		œ	B
0	0	0	1	1	CG-RAM (2)			1				3	Ä	æ	٠	2	Ŧ	4		
0	0	1	0	2	CG-RAM (3)		11		B						I		ų		Ē	
0	0	1	1	3	CG-RAM (4)		Ħ						<b>HER</b>	R			Ŧ			
0	1	0	0	4	CG-RAM (5)			4				I.					ŀ	ħ		
0	1	0	1	5	CG-RAM (6)			5	E		8			٥			H.	1	œ	
0	1	1	0	6	CG-RAM (7)		8	6			ſ	Ų	Ŭ						ê	
0	1	1	1	7	CG-RAM (8)			I						ø		T	2			
1	0	0	0	8	CG-RAM (1)		ú	8		8		×	Ø			g	×		£	
1	0	0	1	9	CG-RAM			9	I	N	1	H	Ø				ł			
1	0	1	0	А	CG-RAM (3)	i.		A STATE OF A DATE	J		Ĵ	z	U	Ľ						Ŧ
1	0	1	1	В	CG-RAM (4)		ł		Ĕ				ü			Ţ			20	H
1	1	0	0	С	CG-RAM (5)										ħ				đ	
1	1	0	1	D	CG-RAM (6)				Ĩ											
1	1	1	0	Ε	CG-RAM (7)												Ī		fi	
1	1	1	1	F	CG-RAM (8)						٠	÷		Ηŧ			2		Ö	

	ANE AM		Т		SP:	EC	IFI	CA	ΔTI	ON	I FO	OR	A]	PPI	RO	VAI	_					(	00	PAGE
Tabl	le 1	1 R	elati	ons	hip	bety	veei	n C	G-F	RAN	ΛA	ddro	esse	s, C	har	acter	r Cod	les (I	DD-R	AM	) and	5×7	(witl	n Cursor
	_	D	ot C	Char	acte	er Pa	atter	ms	(CC	i-R	AM	dat	a)											,
		Cha	ract	er C	ode	s												(	Chara	cter ]	Patte	rns		
		(DD	)-RA	Md	lata)	)			0	CG-I	RAN	l Ad	ldre	<b>S</b> S					(CG-	RAN	1 data	a)		
D	D	D	D	D	D	D	D		Α	А	Α	А	А	А		D	D	D	D	D	D	D	D	
7	6	5	4	3	2	1	0		5	4	3	2	1	0		7	6	5	4	3	2	1	0	
												0	0	0		×	×	×	1	2	3	4	5	Character
												0	0	1		×	×	×	6	7	8	9	10	or Leve
												0	1	0		×	×	×	11	12	13	14	15	bar Patter
0	0	0	0	×	0	0	0		0	0	0	0	1	1		×	×	×	16	17	18	19	20	(1)
0	0	0	0	Â	0	0	0		0	0	0	1	0	0		×	×	×	21	22	23	24	25	
												1	0	1		×	×	×	26	27	28	29	30	
												1	1	0		×	×	×	31	32	33	34	35	
												1	1	1		×	×	×	36	37	38	×	×	
												0	0	0		×	×	×	1	2	3	4	5	Character
												0	0	1		×	×	×	6	7	8	9	10	or Leve
												0	1	0		×	×	×	11	12	13	14	15	bar
0	0	0	0	×	0	0	1		0	0	1	0	1	1		×	×	×	16	17	18	19	20	Pattern
-					-	-				-	-	1	0	0		×	×	×	21	22	23	24	25	(2)
												1	0	1		×	×	×	26	27	28	29	30	
												1	1	0		×	×	×	31	32	33	34	35	
												1	1	1		×	×	×	36	37	38	×	×	
												0	0	0		×	×	×	1	2	3	4	5	Character
												0	0	1		×	×	×	6	7	8	9	10	or Leve
												0	1	0		×	×	×	11	12	13	14	15	bar
												0	1	1		×	×	×	16	17	18	19	20	Pattern
0	0	0	0	×	1	1	1		1	1	1	1	0	0		×	×	×	21	22	23	24	25	(8)
												1	0	1		×	×	×	26	27	28	29	30	
												1	1	0		×	×	×	31	32	33	34	35	1
												1	1	1		×	×	×	36	37	38	×	×	
Not	es:	1.Cł	iara	cter	coc	le bi	its 0	to	2 co	orre	spo	nd t	o C	G-R	AN	A ado	dress	bits	3 to 3	5 (3 ł	oits: 8	8 typ	es)	
																			e pos S1+S				line i	S
			-																					the left).

4. As shown Table\_11,CG-RAM character patterns are selected when character codes bits 4 to 7 are all 0. However, since character codes bit 3 has no effect, the display example above can be selected by either character code 00H or 08H.

5. 1 for CG-RAM data corresponds to display selection and 0 to non-selection.

"×" Indicates no effect (Don't care)

STANDAR	D	ODE						DOCU	JMENT NO.	RE	V .NO	PAGE
NAME		SPEC		AHOr	N FOR	APPRO	VAL				00	9/16
5.1.4 Cl	hara	cter G	enerat	or RA	M (CC	G-RAM)						
In th	e cha	racter g	enerator	RAM	(CG-RA	AM), the use	er can i	rewrite	characte	r patteri	ns by pro	ogram.
Indic	cator i	icons of	G1 mu	st be wr	ritten CO	G-RAM.						
				-		be written (						
Write	e into	DD-RA	AM the	characte	er codes	s at the addr	esses s	shown a	s the left	colum	1 of Tab	le-10
			-			CG-RAM.						
				-		en CG-RAM	I addre	sses and	l data an	d displa	ay patter	ns
and 1	refer t	o Fig-6	for dot	assignn	nent of	VFD.						
Area	is that	are not	used fo	or displa	iy can b	e used as ge	eneral o	data RA	M.			
					S5 S6 <b>3</b> S8 S10 S12 S12 S14	DIGITALS4 PRO LOGIC STEREOS7 NORMALS9 WIDE S11 PHANTOMS13 DSP OPTS1 COAX	5	Upper R — —— (Lower R				
	.					о 1 г						l
	1	2	3	4	5	4	1	2	3	4	5	
(	(S3)	×	×	×	×	4	×	×	×	×	×	
	6	7	8	9	10	┥ ┝	6	7	8	9	10	
	×	×	×	×	×	┨ ┣	×	×	×	×	×	
	11	12	13	14	15		11	12	13	14	15	

1	2	3	4	5
(S3)	×	×	×	×
6	7	8	9	10
×	×	×	×	×
11	12	13	14	15
(S4)	×	×	×	×
16	17	18	19	20
(S5)	×	×	×	(S6)
21	22	23	24	25
×	×	×	×	(S7)
26	27	28	29	30
(S8)	(S9)	×	×	×
31	32	33	34	35
×	×	×	×	×
36	37	38	39	40
(S10)	×	×	×	×
	1	1	1	I

1	2	3	4	2
×	×	×	×	×
6	7	8	9	10
×	×	×	×	×
11	12	13	14	15
×	×	(S16)	×	×
16	17	18	19	20
×	×	×	×	×
21	22	23	24	25
×	×	×	×	×
26	27	28	29	30
(S15)	(S14)	(S13)	×	×
31	32	33	34	35
×	×	×	(S12)	(S11)
36	37	38	39	40
×	×	(S17)	×	×

[Upper Row] Fig-7 Icons Assignment

[Lower Row]

 CG-RAM for 5×7 Dot and S1, S2, S18 icons Refer to Table\_11

STANDARD	SDE4	CIFICATION FOR APPROVAL	DOCUMENT NO.	REV .NO	PAGE
NAME	SILV	CIFICATION FOR ALL NOVAL		00	10/16
5.2 Interfaci	ng to the	e MPU			
This VFD m	nodule can	n interface in 8-bit operation.			
5.3 Power-or	n reset				
An internal r	eset circu	it automatically initializes the module whe	en the power is tu	rned on.	
The followin	ig instruct	ions are executed during the initialization.			
· -	lay clear				
		RAM with 20H(Space Code)			
<i>,</i>		s counter to 00H			
		ess counter (ACC) to point DD-RAM.			
3) Displ	lay on/off	control:			
D =	= 0	: Display off			
B =	= 0	: Blinking off			
4) Entry	v mode set	t:			
I/D	<b>)</b> = 1	: Increment by 1			
S =	=0	: No shift			
5) Func	tion Set				
IF	= 1	: 8-bit interface data			
N÷	= 1	: 2-line display			
BF	R0 = BR1	= 0; Brightness $= 100%$			
6. INSTRU	CTION	NS			
U. 11\51 KU\					

#### 6.1 Outline

Only the instruction register (IR) and the data register (DR) of the VFD controller can be controlled by the user's MPU. Before starting the internal operation of the controller, control information is temporarily stored into these registers to allow interfacing with various MPUs, which operate at different speeds, or various peripheral control devices. The internal operation of the controller is determined by signals sent from the MPU. These signals, which include register selection signal (RS), write signal (/WR) and the data bus (DB0 to DB7), make up the controller instructions (See Table\_13).

These are four categories of instructions that:

.Designate controller functions, such as display format, data length, etc.

.Set internal RAM addresses

.Perform data transfer with internal RAM

.Perform miscellaneous functions

Normally, instructions that perform data transfer with internal RAM are used the most.

However, auto-incrementation by 1 (or auto-decrementation by 1) of internal RAM addresses after each data write can lighten the program load of the MPU. Since the display shift instruction can perform concurrently with display data write, the user can minimize system development time with maximum programming efficiency.

STANDARD	SI	PEC	IFIC	CATI	ON	FOF	R AP	PRO	)VA]	Ĺ	DOCUMENT NO.	REV .NO	PAGE		
NAME												00	11/16		
Table _13 Instruct	ion Se	et													
<b>.</b>			r –		r	COD	1								
Instruction	RS	/W	DB	DB	DB	DB	DB	DB	DB	DB		Description			
		R	7	6	5	4	3	2	1	0	<u> </u>				
Display Clear	0	t	0	0	0	0	0	0	0	1	Clear all display and sets DD-RA address 0 in address counter				
											Sets DD-RA				
											Also returns t				
Cursor Home	0	t	0	0	0	0	0	0	1	×	to the origin		-		
											contents rema	-			
											Specify displa	y shift.			
Entry Mode Set	0	t	0	0	0	0	0	1	I/D	S	These opera	tions are	performed		
											during writing	g data.			
Display											Sets all displa	•			
ON/OFF	0	t	0						С	В	ON/OFF(C),		blink of		
Control											character posi				
Cursor or	0	t	0	0	0	1	S/ C	R/ L	×	×	Shifts displa	y keeping	DD-RAM		
Display Shift							C	L	BR	BR	contents. Sets number of	f display lin	ns (NI) Set		
Function Set	0	t	0	0	1	1	Ν	×	1 1	0 0	Brightness lev				
CGRAM	_							~~	L	l		·			
Address Setting	0	†	0	1			A	CG			Sets the CG-RAM address.				
DDRAM	0	t	1				ADD				Sets the DD-RAM address. Writes data into CG-RAM or				
Address Setting	0		1				ADD								
Data Writing to	1	t			T	Data v	vritin	ø							
CG or DDRAM	_				-	Julu	*****	5			DD-RAM.				
			Increi								[ Abbreviation	-			
			Decre			1.1					DD-RAM : D				
			vispla: vispla								CG-RAM : C	AM	erator		
			Displ			loieu									
			Ignor	•	110						ACG : CG-RAM Address ADD : DD-RAM Address				
			Shift		e righ	ıt					ACC : Addres				
*NOTE			Shift		-										
	IF =	= 1: 8	bits												
	IF =	= 0: 4	bits												
			lines	-	•										
			line	-	•										
	BR	1, BR				01:									
		2.0		0:	50%	11:	25%								
	×: Do	on't Car	e												

	OPECIFICATION FOR ADDROVAL	DOCUMENT NO.	REV .NO	PAGE
NAME	SPECIFICATION FOR APPROVAL		00	12/16
	Descriptions			
6.2.1 Display	Clear			
DB7 DB	6 DB5 DB4 DB3 DB2 DB1 DB0			
0 0	0 0 0 0 0 1 01H			
<i>,</i>	= 0, /WR = 0 to 1			
This instruction		U (D) 1 1		
	exactions in the display data RAM (DD-RAM) with 20 $\alpha$	H (Blank-charac	ter).	
	ontents of the address counter (ACC) to 00H. splay for zero character shift (returns original position	n)		
	dress counter (ACC) to point to the DD-RAM.	···· <i>)</i> .		
	dress counter (ACC) to increment on the each access	s of DD-RAM or	· CG-R AM	
(5) Sets the add	dress counter (ACC) to increment on the each acces			
6.2.2 Cursor	Home			
DB7 DB				
0 0	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2H to 03H		
		: Don't care		
(2) Sets the add	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM.			
<ol> <li>Clear the co</li> <li>Sets the addition</li> <li>Sets the distribution</li> </ol>	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position)	n).		
<ol> <li>Clear the cd</li> <li>Sets the add</li> <li>Sets the dis</li> </ol> 6.2.3 Entry Note: 10 (2010)	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position Mode Set	n).		
<ol> <li>(1) Clear the cd</li> <li>(2) Sets the add</li> <li>(3) Sets the dis</li> <li>6.2.3 Entry M</li> <li>DB7 DB</li> </ol>	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original positic <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0			
<ol> <li>Clear the cd</li> <li>Sets the add</li> <li>Sets the dis</li> </ol> 6.2.3 Entry Note: 10 (2010)	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original positic <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0	n). H to 07H		
<ol> <li>(1) Clear the c</li> <li>(2) Sets the add</li> <li>(3) Sets the dis</li> </ol> 6.2.3 Entry N           DB7         DB           0         0	ontents of the address counter (ACC) to 00H.dress counter (ACC) to point to the DD-RAM.splay for zero character shift (returns original positionMode Set36 DB5 DB4 DB3 DB2 DB1 DB0000011/DS04			
(1) Clear the condition (1) Clear the condition (2) Sets the add (3) Sets the distribution (3)	ontents of the address counter (ACC) to 00H.dress counter (ACC) to point to the DD-RAM.splay for zero character shift (returns original positionMode Set36DB5DB4DB3DB2DB1DB00001I/DS04e 0, /WR= 0 to 1	H to 07H	e modified afte	er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> N DB7 DH 0 0 RS=0, /CS= The I/D bit se	ontents of the address counter (ACC) to 00H.dress counter (ACC) to point to the DD-RAM.splay for zero character shift (returns original positionMode Set36 DB5 DB4 DB3 DB2 DB1 DB0000011/DS04	H to 07H	e modified afte	er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> M DB7 DH 0 0 RS=0, /CS= The I/D bit se every access to	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address co	H to 07H	e modified afte	er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> M DB7 DH 0 0 RS=0, /CS= The I/D bit se every access the I/D = 1:	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address contents contents of the address contents c	H to 07H	• modified afte	er
(1) Clear the condition of the conditio	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address counter (ACC) is incremented. The address counter (ACC) is decremented. The address counter (ACC) is decremented. ones display shift, instead of cursor shift, after each we	H to 07H punter (ACC) are		er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> N DB7 DH 0 0 RS=0, /CS= The I/D bit se every access to I/D = 1 : I/D = 0 : The S bit enable S = 1 : D	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address conter (ACC) is incremented. The address counter (ACC) is incremented. The address counter (ACC) is decremented. Solution of the address of the address conter (ACC) is decremented. The address counter (ACC) is decremented. Solution of the address of the address conter (ACC) is decremented. Solution of the address of the	H to 07H punter (ACC) are		er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> N DB7 DF 0 0 RS=0, /CS= The I/D bit se every access to I/D = 1 : I/D = 0 : The S bit enable S = 1 : D	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address counter (ACC) is incremented. The address counter (ACC) is decremented. The address counter (ACC) is decremented. ones display shift, instead of cursor shift, after each we	H to 07H punter (ACC) are		er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> N DB7 DH 0 0 RS=0, /CS= The I/D bit se every access to I/D = 1 : I/D = 0 : The S bit enable S = 1 : D S = 0 : C	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address conter (ACC) is incremented. The address counter (ACC) is incremented. The address counter (ACC) is decremented. Solution of the address of the address conter (ACC) is decremented. The address counter (ACC) is decremented. Solution of the address of the address conter (ACC) is decremented. The address counter (ACC) is decremented. The address counter (ACC) is decremented. Solution of the address of the addr	H to 07H ounter (ACC) are	e DD-RAM.	er
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> M DB7 DF 0 0 RS=0, /CS= The I/D bit se every access to I/D = 1 : I/D = 0 : The S bit enable S = 1 : D S = 0 : C The direction	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address conter o DD-RAM or CG-RAM. The address counter (ACC) is incremented. The address counter (ACC) is decremented. Des display shift, instead of cursor shift, after each we isplay shift enabled. ursor shift enabled. in which the display is shifted is opposite in sense to	H to 07H ounter (ACC) are write or read to the	e DD-RAM. or.	
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry N</b> DB7 DH 0 0 RS=0, /CS= The I/D bit se every access to I/D = 1 : I/D = 0 : The S bit enable S = 1 : D S = 0 : C The direction For example,	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address conter (ACC) is incremented. The address counter (ACC) is incremented. The address counter (ACC) is decremented. Des display shift, instead of cursor shift, after each we isplay shift enabled. ursor shift enabled. in which the display is shifted is opposite in sense to if S=0 and I/D=1, the cursor would shift one character.	H to 07H ounter (ACC) are vrite or read to th o that of the curse acter to the righ	e DD-RAM. or. t after a MPU	J writes
(1) Clear the c (2) Sets the add (3) Sets the dis <b>6.2.3 Entry</b> N DB7 DF 0 0 RS=0, /CS= The I/D bit se every access to I/D = 1 : I/D = 0 : The S bit enable S = 1 : D S = 0 : C The direction For example, DD-RAM. H	ontents of the address counter (ACC) to 00H. dress counter (ACC) to point to the DD-RAM. splay for zero character shift (returns original position <b>Mode Set</b> 36 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 1 I/D S 04 = 0, /WR= 0 to 1 lects the way in which the contents of the address conter o DD-RAM or CG-RAM. The address counter (ACC) is incremented. The address counter (ACC) is decremented. Des display shift, instead of cursor shift, after each we isplay shift enabled. ursor shift enabled. in which the display is shifted is opposite in sense to	H to 07H ounter (ACC) are vrite or read to th o that of the curse acter to the righ	e DD-RAM. or. t after a MPU	J writes

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV .NO	PAGE
NAME	SPECIFICATION FOR AFFROVAL		00	13/16

The cursor will already be shifted in the direction selected by I/D during reads of DD-RAM, Irrespective of the value of S. Similarly reading and writing the CG-RAM always shift the cursor. Also both lines are shifted simultaneously.

Table\_14 Cursor move and Display shift by the "Entry Mode Set"

I/D	S	After writing DD-RAM data	After Reading DD-RAM data
0	0	The cursor moves one character to the left.	The cursor moves one character to the left.
1	0	The cursor moves one character to the right.	The cursor moves one character to the right.
0	1	The display shifts one character to the right without cursor's move.	The cursor moves one character to the left.
1	1	The display shifts one character to the left without cursor's move.	The cursor moves one character to the right.

#### 6.2.4 Display ON/OFF

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	1	D	С	В	08H to 0FH

RS=0, /CS=0, /WR=0 to 1

This instruction controls various features of display.

D = 1 : Display on,	D = 0 : Display off.
---------------------	----------------------

C = 1 : Cursor on, C = 0 : Cursor off.

B = 1: Blinking on, B = 0: Blinking off.

(Blinking is achieved by alternating between a normal and all on display of a character. The cursor blinks with a frequency of about 1.0 HZ and DUTY 50%.)

#### 6.2.5 Display Shift

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	1	S/C	R/L	×	×	10H to 1FH
								× : Don't care

RS=0, /CS=0, /WR=0 to 1

This instruction shifts the display moves one character to the left or right, without writing DD-RAM.

The S/C bit selects movement of the display.

S/C = 1: Shift display S/C = 0: No shift display

The R/L bit selects left ward or right ward movement of the display and/or cursor.

R/L = 1: Shift one character right

R/L = 0: Shift one character left

	D SPF	CIFICA	λτιων	FOD	) ADDI		DOCUMENT NO.	REV .NO	PAGE
NAME	SPE		ATION	rur				00	14/16
Table_15 C	Cursor/Displa	ay shift					•	·	
S/C R/L		Cu	rsor shif	Ì			Display	shift	
0 0	Move one	characte	r to the l	left		No	shift		
0 1	Move one	characte	r to the i	right		No	shift		
1 0	Shift one of	character	to the le	eft witl	h display	y Sh	ift one character to th	ne left	
1 1	Shift one of	character	to the ri	ight wi	ith displa	ay Sh	ift one character to th	e right	
<b>6.2.6 Fund</b> DB7 I	ction         Set           DB6         DB5           0         1	DB4	DB3 I N	DB2 ×	DB1 I BR1	DB0 BR0	20H to 3FH		
	I	1	1 1		I	1]	× : Don't care		
RS=0./C	S=0, /WR=0	0 to 1							
	, ,		stem and	d must	be the f	first inst	ruction executed afte	r nower-on	
	lects betwee	-						- r	
	: Select 2 lii				•	A1 to A	80)		
					-		.40. A41 to A80 fixed	1 Low level	
					-			· · · · · · · · · · · · · · · · · · ·	
<b>DK1, DKU</b> II	-	-				late puis	se width of Anode ou	liput as tonov	vs.
	BR1	BR0			ghtness				
	0	0			00%				
	0	l			75%				
	1	0			50%				
	1	1			25%				
6.2.7 Set (			-						
		5 DB4	DB3	DB2	DD1				
DB7	1				DB1	DB0			
DB7 0	1		AC	G	DDI	DB0	40H to 7FH		
0			AC	G	DBI	DB0	40H to 7FH		
0	1 CS=0, /WR=	0 to 1	AC	G		DB0	40H to 7FH		
0 RS=0, /0	CS=0, /WR=	=0 to 1	AC	G		DB0	40H to 7FH		
0 RS=0, /0 This instruct	CS=0, /WR=						40H to 7FH		
0 RS=0, /0 This instruct (1) Load a 1	CS=0, /WR= tion new 6-bit ad	dress into	o the add	lress c	ounter (.	ACC).	40H to 7FH		
0 RS=0, /0 This instruct (1) Load a t (2) Sets the	CS=0, /WR= tion new 6-bit ad address cou	dress into inter (AC	o the add C) to ad	tress c	ounter ( CG-RAI	ACC). M.	40H to 7FH	counter (AC	C) will b
0 RS=0, /0 This instruct (1) Load at (2) Sets the Once "Set	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A	dress into inter (AC Address"	o the add C) to ad has bee	dress c dress ( en exe	ounter ( CG-RAI cuted, tl	ACC). M. he conte			,
0 RS=0, /0 This instruct (1) Load and (2) Sets the Once "Set of automaticall	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a	dress into inter (AC Address" after ever	o the add C) to ad has bee	dress c dress ( en exects of CC	ounter ( CG-RAN cuted, tl G-RAM,	ACC). M. he conte as deter	ents of the address	Mode Set" in	nstruction
0 RS=0, /0 This instruct (1) Load and (2) Sets the Once "Set of automaticall The active v	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a width of the	dress into inter (AC address" after ever address	o the add C) to ad has bee y access counter	dress c dress ( en exe s of CC (ACC	ounter ( CG-RAN cuted, tl G-RAM,	ACC). M. he conte as deter it is ad	ents of the address	Mode Set" in is 6 bits, so t	nstruction
0 RS=0, /0 This instruct (1) Load and (2) Sets the Once "Set of automaticall The active v	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a width of the	dress into inter (AC address" after ever address	o the add C) to ad has bee y access counter	dress c dress ( en exe s of CC (ACC	ounter ( CG-RAN cuted, tl G-RAM,	ACC). M. he conte as deter it is ad	ents of the address rmined by the "Entry dressing CG-RAM, i	Mode Set" in is 6 bits, so t	nstruction
0 RS=0, /0 This instruct (1) Load an (2) Sets the Once "Set of automaticall The active w will wrap ar	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a vidth of the ound to 00H	dress into inter (AC address" after ever address [ from 3F	o the add C) to ad has bee y access counter H if mo	dress c dress ( en exe s of CC (ACC	ounter ( CG-RAN cuted, tl G-RAM,	ACC). M. he conte as deter it is ad	ents of the address rmined by the "Entry dressing CG-RAM, i	Mode Set" in is 6 bits, so t	nstruction
0 RS=0, /( This instruct (1) Load and (2) Sets the Once "Set of automaticall The active of will wrap ar 6.2.8 Set I	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a vidth of the ound to 00H	dress into inter (AC address" after ever address I from 3F Address	o the add C) to ad has bee y access counter H if mo	dress c dress ( en exe s of CC (ACC re thar	ounter ( CG-RAN cuted, th G-RAM, (), when n 64 byte	ACC). M. he conte as deter it is ad es of dat	ents of the address rmined by the "Entry dressing CG-RAM, i	Mode Set" in is 6 bits, so t	nstruction
0 RS=0, /0 This instruct (1) Load and (2) Sets the Once "Set 0 automaticall The active will wrap ar 6.2.8 Set I DB7 I	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a vidth of the ound to 00H	dress into inter (AC address" after ever address [ from 3F	o the add C) to ad has bee y access counter TH if mo BB3 I	dress c dress ( en exe s of CC (ACC re thar	ounter ( CG-RAN cuted, th G-RAM, (), when n 64 byte	ACC). M. he conte as deter it is ad	ents of the address rmined by the "Entry dressing CG-RAM, i a are written to CG-F	Mode Set" in is 6 bits, so t RAM.	nstruction
0 RS=0, /( This instruct (1) Load and (2) Sets the Once "Set of automaticall The active of will wrap ar 6.2.8 Set I	CS=0, /WR= tion new 6-bit ad address cou CG-RAM A y modified a vidth of the ound to 00H	dress into inter (AC address" after ever address I from 3F Address	o the add C) to ad has bee y access counter H if mo	dress c dress ( en exe s of CC (ACC re thar	ounter ( CG-RAN cuted, th G-RAM, (), when n 64 byte	ACC). M. he conte as deter it is ad es of dat	ents of the address rmined by the "Entry dressing CG-RAM, i	Mode Set" in is 6 bits, so t RAM. e)	nstruction

STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV .NO	PAGE	
NAME	SPECIFICATION FOR AFFROVAL		00	15/16	

This instruction

(1) Loads a new 7-bit address into the address counter (ACC).

(2) Sets the address counter (ACC) to point to the DD-RAM.

Once the "Set DD-RAM Address" instruction has been executed. The contents of the address counter (ACC) will be automatically modified after each access of DD-RAM, as selected by the "Entry Mode Set" instruction.

#### Table\_16 Valid DD-RAM address Ranges

	Number of charact	ter Address Range
1st lin	ne 40	00H to 27H
2nd lin	ne 40	40H to 67H

#### 6.2.9 Write Data to CG or DD-RAM

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
			Data	Write				

RS=1, /CS=0, /WR=0 to 1

This instruction writes 8-bit binary data (DB7 to DB0) into CG-RAM or DD-RAM.

To write into CG-RAM or DD-RAM is determined by the pervious specification of the CG-RAM or DD-RAM address setting. After a write, the address is automatically incremented or decremented by 1 according to the entry mode. The entry mode also determines the display shift.

00H to FFH

When data is written to the CG-RAM, the DB7, DB6 and DB5 bits are not displayed as characters.

### 7. Example of the Display Data Writing

Display data sheet of table\_14 lists Display pattern of Fig-9



STANDARD	SPECIFICATION FOR APPROVAL	DOCUMENT NO.	REV .NO	PAGE
NAME	SFECIFICATION FUK AFFKUVAL		00	16/16
If a user wants	to display above pattern then please make following	procedures.		
1. Powe	er on			
2. Wait	more than 15ms after Vcc rise to 4.5V.			
3. Func	tion set (RS=0, Data =38h to assign 2-line display)			
4. Disp	lay On (RS=0,Data =0Ch to assign Display On, Cur	sor off and Blinl	king off)	
5. CG-1	RAM Address Set ( $RS = 0$ , $Data = 00h$ to assign the	first CG-RAM a	ddress)	
6. CG-1	RAM Data Write-in (RS = $1,Data = 10h + 00h + 00h$	+10h+18h+0	00h + 00h)	
7. CG-1	RAM Address Set (RS=0,Data=01h to assign the sec	cond CG-RAM a	uddress)	
8. CG-1	RAM Data Write-in (RS = $1$ ,Data = $00h + 00h + 04h$	h + 00h +	08h + 01h + 0	00h)
9. DD-	RAM Address Set ( $RS = 0$ , $Data=80h$ to assign the U	pper Icons whic	h are located	in G1)
10. CG-1	RAM data write-in on Upper Icon of G1 (RS=1, Dat	a =00h)		
	RAM Address Set (RS = 0,Data=C0h to assign the L		ch are located	l in G1)
	RAM data write-in on Lower Icon of G1 (RS=1,Data	<i>,</i>		
	RAM Address Set ( $RS = 0, DATA = 81h$ to assign the	**	<i>,</i>	
	ROM data write-in (RS =1,Data = $38h + 82h + 87h$ -	-	-	+ 99h)
	RAM Address Set (RS = 0,DATA=C1h to assign the ROM data write-in (RS =1,Data = 4Dh + FEh + BEh		<i>.</i>	
8.1 Avoid apply	ving excessive shock or vibration beyond the specific	cation for the VI	FD module.	
8.2 Since VFDs	s are made of glass material, careful handling is requ	ired.		
i.e. Direct i	mpact with hard material to the glass surface (especi	ally exhaust tip)	may crack the	e glass.
	nting the VFD module to your system, leave a slight		-	nd your
front panel.	The module should be mounted without stress to av	oid flexing the I	PCB.	
	ging or unplugging the interface connection with the age to input circuitry.	power on, other	rwise it may c	ause the
8.5 Slow startin	ng power supply may cause non-operation because o	ne chip micom v	von't be reset	•
8.6 Exceeding a	any of maximum ratings may cause the permanent da	amage.		
8.7 Since the V	FD modules contain high voltage source, careful has	ndling is require	d during pow	ered on.
8.8 when the po	ower is turned off, the capacitor does not discharge in	mmediately.		
The high vo	oltage applied to the VFD must not contact to the ICs	s. And the short-	circuit of mo	unted
-	s on PCB within 30 seconds after power-off may can	-		
-	supply must be capable of providing at least 3 times			-
	be more than 3 times the specified current consumption	_		
	ng the module where excessive noise interference is	-	-	
signal and	causes improper operation. And it is important to ke	eep the length of	the interface	cable less

8.11 Since all VFD modules contain C-MOS ICs, anti-static handling procedures are always required.

than 50cm.