

PI6C48533-01

3.3V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer

Features

- Pin-to-pin compatible to ICS8533-01
- Maximum operation frequency: 800MHz
- 4 pair of differential LVPECL outputs
- · Selectable differential CLK and PCLK inputs
- CLK, nCLK pair accepts LVDS, LVPECL, LVHSTL, SSTL and HCSL input level
- PCLK, nPCLK pair supports LVPECL, CML and SSTL input level
- Output Skew: 100ps (maximum)
- Part-to-part skew: 150ps (maximum)
- Propagation delay: 2ns (maximum)
- 3.3V power supply
- Operating Temperature: -40°C to 85°C
- Packaging (Pb-free & Green avaliable):
 -20-pin TSSOP (L)

Description

The PI6C48533-01 is a high-performance low-skew LVPECL fanout buffer. PI6C48533-01 features two selectable differential inputs and translates to four LVPECL ultra-low jitter outputs. The inputs can also be configured to single-ended with external resistor bias circuit. The CLK input accepts LPECL or LVDS or LVHSTL or SSTL or HCSL signals, and PCLK input accepts LVPECL or SSTL or CML signals. The outputs are synchronized with input clock during asynchronous assertion/deassertion of CLK_EN pin. PI6C48533-01 is ideal for differential to LVPECL translations and/or LVPECL clock distribution. Typical clock translation and distribution applications are data-communications and telecommunications.

Block Diagram



Pin Diagram

		$\overline{\mathbf{U}}$		1
VEE	[1		20	□ Q ₀
CLK_EN	2		19	nQ0
CLK_SEL	3		18	
CLK	4		17	Q1
_n CLK	5		16] _n Q1
PCLK	6		15] Q2
_n PCLK	7		14	nQ2
NC	8		13	
NC	9		12] Q ₃
Vcc	[10		11	nQ3



Pin Description

Name	Pin #	Туре	Description
V _{EE}	1	Р	Connect to Negative power supply
CLK_EN	2	I_PU	Synchronizing clock enable. When high, clock outputs follow clock input. When low, Q_x outputs are forced low, $_nQ_x$ outputs are forced high. LVCMOS/LVTTL level with 50K Ω pull-up.
CLK_ SEL	3	I_PD	Clock select input. When high, selects PCLK input. When low, selects CLK input. LVCMOS/ LVTTL level with 50KΩ pull-down.
CLK	4	I_PD	Non-inverting differential clock input
nCLK	5	I_PU	Inverting differential clock input
PCLK	6	I_PD	Non-inverting differential clock input
nPCLK	7	I_PU	Inverting differential clock input
NC	8,9		Not connected
V _{CC}	10, 13, 18	Р	Connect to 3.3V.
nQ3,	11,	0	Differential output pair, LVPECL interface level.
Q3	12		
nQ2,	14,	0	Differential output pair, LVPECL interface level.
Q2	15	Ŭ	Differential output pail, DVI LED interface level.
nQ1,	16,	0	Differential output pair, LVPECL interface level.
Q1	17		Differential output pail, LVFECL interface level.
nQ0,	19,	0	Differential output pair, LVPECL interface level.
Q0	20		

Note:

1. I = Input, O = Output, P = Power supply connection, I_PD = Input with pull down, I_PU = Input with pull up

Pin Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
C _{IN}	Input Capacitance				4	pF
R_pullup	Input Pullup Resistance			50		V.O
R_pulldown	Input Pulldown Resistance			50		ΚΩ

Control Input Function Table⁽¹⁾

	Inpu	ts	Outputs		
CLK_EN	CLK_SEL	Selected Source	Q0:Q3	nQ0:nQ3	
0	0	CLK, nCLK	Diasbled: Low	Diasbled: High	
0	1	PCLK, nPCLK	Disabled: Low	Disabled: High	
1	0	CLK, nCLK	Enabled	Enabled	
1	1	PCLK, nPCLK	Enabled	Enabled	

Note:

^{1.} After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock edge as show below.



Figure 1. CLK_EN Timing Diagram



Clock Input Function Table

I	nputs	Ou	tputs	Input to Output Mode	Polarity
CLK or PCLK	nCLK or nPCLK	Q0:Q3	nQ0:nQ3		rotarity
0	1	LOW	HIGH	Differential to Differential	None Inverting
1	0	HIGH	LOW	Differential to Differential	None Inverting
0	Biased; $V_{IN} = V_{CC}/2$	LOW	HIGH	Single Ended to Differential	None Inverting
1	Biased; $V_{IN} = V_{CC}/2$	HIGH	LOW	Single Ended to Differential	None Inverting
Vcc/2	0	HIGH	LOW	Single Ended to Differential	Inverting
V _{CC} /2	1	LOW	HIGH	Single Ended to Differential	Inverting

Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{CC}	Supply voltage	Referenced to GND			4.6	
V _{IN}	Input voltage	Referenced to GND	-0.5		V _{CC} +0.5V	V
V _{OUT}	Output voltage	Referenced to GND	-0.5		V _{CC} +0.5V	
T _{STG}	Storage temperature		-65		150	°C

Note:

1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress speci fications only and correct functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



Operating Conditions

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{CC}	Power Supply Voltage		3.0	3.3	3.6	V
T _A	Ambient Temperature		-40		85	°C
I _{EE}	Power Supply Current	500 MHz			60	mA

LVCMOS/LVTTL DC Characteristics (T_A = -40°C to 85°C, V_{CC} = 3.0V to 3.6V unless otherwise stated.)

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
V _{IH}	Input High Vol	tage		2		V _{CC} +0.3	V
V _{IL}	Input Low Volt	age		-0.3		0.8] `
т	Input High	CLK, CLK_SEL	$V_{\rm IN} = V_{\rm CC} = 3.6 V$			150	
I _{IH}	Current	CLK_EN	$V_{\rm IN} = V_{\rm CC} = 3.6 V$			5]
I	Input Low	CLK, CLK_SEL	$V_{\rm IN} = 0V, V_{\rm CC} = 3.6V$	-5			- μΑ
I _{IL}	Current	CLK_EN	$V_{\rm IN} = 0V, V_{\rm CC} = 3.6V$	-150]

Differential DC Input Characteristics ($T_A = -40^{\circ}C$ to 85°C, $V_{CC} = 3.0V$ to 3.6V unless otherwise stated.)

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
т	Input High	nCLK, nPCLK	$V_{IN} = V_{CC} = 3.6V$			5	
I _{IH}	Current	CLK, PCLK	$V_{IN} = V_{CC} = 3.6V$			150]
I	Input Low	nCLK, nPCLK	$V_{\rm CC} = 3.6 V, V_{\rm IN} = 0 V$	-150			μA
I _{IL}	Current	CLK, PCLK	$V_{\rm CC} = 3.6 V, V_{\rm IN} = 0 V$	-5]
V _{PP}	Peak-to-peak Voltag	ge		0.15		1.3	
V _{CMR}	Common Mode Inp	out Voltage ^(1, 2)		V _{EE} +0.5		V _{CC} - 0.85V	V

Notes:

1. For single ended applications, the maximum input voltage for CLK and nCLK is V_{CC} +0.3V

2. Common mode voltage is defined as V_{IH}.

LVPECL DC Characteristics

 $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C, V_{CC} = 3.0V \text{ to } 3.6V, R_L = 50\Omega \text{ to } V_{CC} - 2V, \text{ unless otherwise stated below.})$

Symbol	Parameter		Conditions	Min.	Тур.	Max.	Units
т	Input High	nCLK, nPCLK	$V_{\rm IN} = V_{\rm CC} = 3.6 V$			5	
I ^{IH}	Current	CLK, PCLK	$V_{\rm IN} = V_{\rm CC} = 3.6 V$			150	
I.,	Input Low	nCLK, nPCLK	$V_{\rm CC} = 3.6 V, V_{\rm IN} = 0 V$	-150			μA
IIL	Current	CLK, PCLK	$V_{\rm CC} = 3.6 V, V_{\rm IN} = 0 V$	-5			
V _{PP}	Peak-to-peak Volt	age		0.3		1	
V _{CMR}	Common Mode In	nput Voltage; Note ^(1,2)		V _{EE} +1.5		V _{CC}	
V _{OH}	Output High Volta	nge		V _{CC} -1.4		V _{CC} -0.9	V
V _{OL}	Output Low Voltage			V _{CC} -2.0		V _{CC} -1.6	
V _{SWING}	Peak-to-peak Out	put Voltage Swing		0.6		1.0	

Notes:

1. For single ended applications, the maximum input voltage for PCLK and $_{n}$ PCLK is V_{CC}+0.3V.

2. Common mode voltage is defined as V_{IH}.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
f _{max}	Output Frequency			500	800	MHz
t _{Pd}	Propagation Delay ⁽²⁾		1.0		2.0	ns
Tsk(o)	Output-to-output Skew ⁽³⁾				100	
Tsk(pp)	Part-to-part Skew ⁽⁴⁾				150	ps
t_r/t_f	Output Rise/Fall time	20% - 80%	75		300	
odc	Output duty cycle		40		60	%
J _{add}	Additive Jitter			50		fs

AC Characteristics⁽¹⁾ ($T_A = -40^{\circ}C$ to 85°C, $V_{CC} = 3.0V$ to 3.6V, $R_L = 50\Omega$ to $V_{CC} - 2V$, unless otherwise stated below.)

Notes:

1. All parameters are measured at 500MHz unless noted otherwise

2. Measured from the $V_{CC}/2$ of the input to the differential output crossing point

3 Defined as skew between outputs at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point.

4. Defined as skew between outputs on different parts operating at the same supply voltage and with equal load condition. Measured at the outputs differential crossing point.



Applications Information

Wiring the differenctial input to accept single ended levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{CC}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to postion the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{CC} = 3.3V$, V_REF should be 1.25V and R1/R2 = 0.609.



Figure 2: Single-ended Signal Driving Differential Input





Note:

For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php

Ordering Information^(1,2)

Ordering Code	Package Code	Package Description
PI6C48533-01LE	L	Pb-free & Green 20-pin 173-mil wide TSSOP
PI6C48533-01LEX	L	Pb-free & Green 20-pin 173-mil wide TSSOP, Tape & Reel

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/

2. E = Pb-free and Green

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com