SDFS008A - D2932, APRIL 1986 - REVISED OCTOBER 1993

- Generates Either Odd or Even Parity for Nine Data Lines
- Cascadable for N-Bits Parity
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


These universal, monolithic, 9-bit parity generators/checkers feature odd and even outputs to facilitate operation of either odd or even parity application. The word-length capability is easily expanded by cascading.

The SN54F280B is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74F280B is characterized for operation from 0°C to 70°C.


#### **FUNCTION TABLE**

NO. OF INPUTS	OUTPUTS						
A THRU I THAT ARE HIGH	$\Sigma$ EVEN	$\Sigma$ ODD					
0, 2, 4, 6, 8	Н	L					
1, 3, 5, 7, 9	L	Н					

#### SN54F280B . . . J PACKAGE SN74F280B . . . D OR N PACKAGE (TOP VIEW)




SN54F280B . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

## logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.

SDFS008A - D2932, APRIL 1986 - REVISED OCTOBER 1993

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>	$\dots$ -0.5 V to 7 V
Input voltage range (see Note 1)	$\dots$ -1.2 V to 7 V
Input current range	-30 mA to 5 mA
Voltage range applied to any output in the high state	$\dots$ -0.5 V to V <sub>CC</sub>
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F280B	. −55°C to 125°C
SN74F280B	0°C to 70°C
Storage temperature range	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54F280B			SI			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			8.0			0.8	V
liK	Input clamp current			-18			-18	mA
lOH	High-level output current			- 1			- 1	mA
lOL	Low-level output current			20			20	mA
TA	Operating free-air temperature	-55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

24244555	ARAMETER TEST CONDITIONS		SI	N54F280	В	SI			
PARAMETER			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
VIK	V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V
V	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		V
Voн	$V_{CC} = 4.75 V$ ,	I <sub>OH</sub> = – 1 mA				2.7			V
VOL	V <sub>CC</sub> = 4.5 V	$I_{OL} = 20 \text{ mA}$		0.3	0.5		0.3	0.5	V
lį	$V_{CC} = 0$ ,	V <sub>I</sub> = 7 V			0.1			0.1	mA
lін	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
I <sub>Ι</sub> Γ	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0.5 V			- 20			- 20	μΑ
I <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0	-60		-150	-60		-150	mA
Icc	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 0		26	35		26	35	mA

 $<sup>^{\</sup>ddagger}$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

# SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS

SDFS008A - D2932, APRIL 1986 - REVISED OCTOBER 1993

## switching characteristics (see Note 2)

PARAMETER	PARAMETER FROM (INPUT)		$V_{CC} = 5 \text{ V},$ $C_{L} = 50 \text{ pF},$ $R_{L} = 500 \Omega,$ $T_{A} = 25^{\circ}\text{C}$			V <sub>(</sub> C R T <sub>/</sub>	UNIT				
	, ,	(OUTPUT)	′F280B			SN54F	280B	SN74F280B			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t <sub>PLH</sub>		T EVEN	3.2	6.1	9	2.7	13	2.7	10		
<sup>t</sup> PHL	Any input	ΣEVEN	3.2	6.6	10	2.7	15	2.7	11	ns	
<sup>t</sup> PLH	Any input	ΣODD	3.2	6.1	9	2.7	14	2.7	10	ns	
<sup>t</sup> PHL	Ariy iriput	2 000	3.2	6.6	10	2.7	14	2.7	11	115	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.




## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F280BDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74F280BNSR	so	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F280BDR	SOIC	D	14	2500	356.0	356.0	35.0
SN74F280BNSR	SO	NS	14	2000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74F280BD	D	SOIC	14	50	506.6	8	3940	4.32
SN74F280BN	N	PDIP	14	25	506	13.97	11230	4.32
SN74F280BN	N	PDIP	14	25	506	13.97	11230	4.32

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated