

# STIPNS2M50T-H

### Datasheet

## SLLIMM-nano IPM, 3-phase inverter, 2 A, 1.7 Ω max., 500 V MOSFET



NSDIP-26L



### Product status STIPNS2M50T-H

| Device summary           |           |  |  |  |
|--------------------------|-----------|--|--|--|
| Order code STIPNS2M50T-H |           |  |  |  |
| Marking IPNS2M50T-H      |           |  |  |  |
| Package                  | NSDIP-26L |  |  |  |
| Packing Tape and reel    |           |  |  |  |

#### **Features**

- IPM 2 A, 500 V, R<sub>DS(on)</sub> = 1.7 Ω, 3-phase MOSFET inverter bridge including control ICs for gate driving
- Optimized for low electromagnetic interference
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/ pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Shutdown function
- Comparator for fault protection against overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for easy board layout
- NTC for temperature control (UL 1434 CA 2 and 4)
- Moisture sensitivity level (MSL) 3 for SMD package

### **Applications**

- 3-phase inverters for motor drives
- Roller shutters, dishwashers, refrigerator fans, air-conditioning fans, draining and recirculation pumps

### Description

This SLLIMM (small low-loss intelligent molded module) nano provides a compact, high-performance AC motor drive in a simple, rugged design. It is composed of six MOSFETs and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is optimized for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM is a trademark of STMicroelectronics.



1

# Internal schematic diagram and pin configuration



#### Figure 1. Internal schematic diagram

GIPD120120170806SA

| Table | 1. | Pin | descri | ption |
|-------|----|-----|--------|-------|
|       |    |     | 400011 |       |

| Pin | Symbol              | Description  |
|-----|---------------------|--|
| 1   | GND                 | Ground   |
| 2   | T/SD/OD             | NTC thermistor terminal / shutdown logic input (active low) / open-drain (comparator output) |
| 3   | V <sub>CC</sub> W   | Low voltage power supply W phase   |
| 4   | HIN W               | High-side logic input for W phase  |
| 5   | LIN W               | Low-side logic input for W phase   |
| 6   | OP+                 | Op-amp non inverting input   |
| 7   | OP <sub>OUT</sub>   | Op-amp output  |
| 8   | OP-                 | Op-amp inverting input   |
| 9   | V <sub>CC</sub> V   | Low voltage power supply V phase   |
| 10  | HIN V               | High-side logic input for V phase  |
| 11  | LIN V               | Low-side logic input for V phase   |
| 12  | CIN                 | Comparator input   |
| 13  | $V_{CC} U$          | Low voltage power supply for U phase   |
| 14  | HIN U               | High-side logic input for U phase  |
| 15  | T/SD/OD             | NTC thermistor terminal / shutdown logic input (active low) / open-drain (comparator output) |
| 16  | LIN U               | Low-side logic input for U phase   |
| 17  | $V_{\text{BOOT}}$ U | Bootstrap voltage for U phase  |
| 18  | Р                   | Positive DC input  |
| 19  | U, OUT <sub>U</sub> | U phase output   |
| 20  | NU                  | Negative DC input for U phase  |
| 21  | V <sub>BOOT</sub> V | Bootstrap voltage for V phase  |
| 22  | V, OUT <sub>V</sub> | V phase output   |
| 23  | N <sub>V</sub>      | Negative DC input for V phase  |
| 24  | V <sub>BOOT</sub> W | Bootstrap voltage for W phase  |
| 25  | W, OUT <sub>W</sub> | W phase output   |
| 26  | N <sub>W</sub>      | Negative DC input for W phase  |



(\*) Dummy pin internally connected to P (positive DC input).

# 2 Electrical ratings

## 2.1 Absolute maximum ratings

#### Table 2. Inverter part

| Symbol                           | Parameter  | Value | Unit |
|----------------------------------|--|-------|------|
| V <sub>DSS</sub>                 | MOSFET blocking voltage (or drain-source voltage) for each MOSFET (V <sub>IN</sub> <sup>(1)</sup> = 0 V) | 500   | V    |
| ± I <sub>D</sub>                 | Continuous drain current each MOSFET (T <sub>C</sub> = 25 °C)  | 2     | А    |
| ± I <sub>DP</sub> <sup>(2)</sup> | Peak drain current each MOSFET (less than 1 ms)  | 4     | А    |
| P <sub>TOT</sub>                 | Total power dissipation for each MOSFET (T <sub>C</sub> = 25 $^{\circ}$ C)                               | 10.6  | W    |

1. Applied among HINx, LINx and GND for x = U, V, W

2. Pulse width limited by maximum junction temperature.

### Table 3. Control part

| Symbol                | Parameter  | Min.                   | Max.                    | Unit |
|-----------------------|--|------------------------|-------------------------|------|
| V <sub>OUT</sub>      | Output voltage applied among $\text{OUT}_{\text{U}}$ , $\text{OUT}_{\text{V}}$ , $\text{OUT}_{\text{W}}$ - GND | V <sub>boot</sub> - 21 | V <sub>boot</sub> + 0.3 | V    |
| V <sub>CC</sub>       | Low voltage power supply   | - 0.3                  | 21                      | V    |
| V <sub>CIN</sub>      | Comparator input voltage   | - 0.3                  | V <sub>CC</sub> + 0.3   | V    |
| V <sub>op+</sub>      | Op-amp non-inverting input   | - 0.3                  | V <sub>CC</sub> + 0.3   | V    |
| V <sub>op-</sub>      | Op-amp inverting input   | - 0.3                  | V <sub>CC</sub> + 0.3   | V    |
| V <sub>boot</sub>     | Bootstrap voltage  | - 0.3                  | 620                     | V    |
| V <sub>IN</sub>       | Logic input voltage applied among HIN, LIN and GND   | - 0.3                  | 15                      | V    |
| V <sub>T/SD/OD</sub>  | Open-drain voltage   | - 0.3                  | 15                      | V    |
| dV <sub>OUT</sub> /dt | Allowed output slew rate   |                        | 50                      | V/ns |

#### Table 4. Total system

| Symbol           | Parameter  | Value      | Unit |
|------------------|--|------------|------|
| V <sub>ISO</sub> | Isolation withstand voltage applied between each pin and heat sink plate (AC voltage, t = $60 \text{ s}$ ) | 1000       | Vrms |
| TJ               | Power chip operating junction temperature range  | -40 to 150 | °C   |
| T <sub>C</sub>   | Module case operation temperature range  | -40 to 125 | °C   |

## 2.2 Thermal data

#### Table 5. Thermal data

| Symbol               | Parameter  | Value | Unit |
|----------------------|--|-------|------|
| R <sub>th(j-c)</sub> | Thermal resistance junction-case single MOSFET   | 11.7  | °C/W |
| R <sub>th(j-a)</sub> | Thermal resistance junction-ambient (per module) | 24    | °C/W |

## **3 Electrical characteristics**

### 3.1 Inverter part

 $T_J$  = 25 °C unless otherwise specified

| Symbol               | Parameter                              | Test conditions   | Min. | Тур. | Max. | Unit |
|----------------------|--|---|------|------|------|------|
| I <sub>DSS</sub>     | Zero-gate voltage drain current        | $V_{DS}$ = 500 V, $V_{CC}$ = 15 V, $V_{Boot}$ = 15 V  |      |      | 1    | mA   |
| V <sub>(BR)DSS</sub> | Drain-source breakdown voltage         | $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$ <sup>(1)</sup> = 0 V,<br>$I_D$ = 1 mA                | 500  |      |      | V    |
| R <sub>DS(on)</sub>  | Static drain-source turn-on resistance | $V_{CC}$ = $V_{boot}$ = 15 V, $V_{IN}$ <sup>(1)</sup> = 0 to 5 V,<br>I <sub>D</sub> = 1.2 A |      | 1.5  | 1.7  | Ω    |
| $V_{SD}$             | Drain-source diode forward voltage     | $V_{IN}$ <sup>(1)</sup> = 0 "logic state", I <sub>D</sub> = 2 A                             |      | 0.9  | 1.6  | V    |

Table 6. Static

1. Applied among HINx, LINx and GND for x = U, V, W.

| Symbol                             | Parameter                 | Test conditions                           | Min. | Тур. | Max. | Unit |
|------------------------------------|---------------------------|---|------|------|------|------|
| t <sub>on</sub> <sup>(1)</sup>     | Turn-on time              |   | -    | 267  | -    |      |
| t <sub>c(on)</sub> <sup>(1)</sup>  | Crossover time (on)       | V <sub>DD</sub> = 300 V,                  | -    | 153  | -    |      |
| t <sub>off</sub> <sup>(1)</sup>    | Turn-off time             | $V_{CC} = V_{boot} = 15 V,$               | -    | 265  | -    | ns   |
| t <sub>c(off)</sub> <sup>(1)</sup> | Crossover time (off)      | $V_{IN}^{(2)} = 0$ to 5 V,                | -    | 46   | -    |      |
| t <sub>rr</sub>                    | Reverse recovery time     | I <sub>D</sub> = 1.2 A                    | -    | 192  | -    |      |
| Eon                                | Turn-on switching energy  | (see Figure 4. Switching time definition) | -    | 61   | -    |      |
| E <sub>off</sub>                   | Turn-off switching energy |   | -    | 4    | -    | μJ   |

#### Table 7. Inductive load switching time and energy

 t<sub>ON</sub> and t<sub>OFF</sub> include the propagation delay time of the internal drive. t<sub>C(ON)</sub> and t<sub>C(OFF)</sub> are the switching time of MOSFET itself under the internally given gate driving conditions.

2. Applied among HINx, LINx and GND for x = U, V, W.









Figure 4. Switching time definition refers to HIN, LIN inputs (active high).

## 3.2 Control part

 $V_{CC}$  = 15 V unless otherwise specified

| Symbol               | Parameter                                      | Test conditions  | Min. | Тур. | Max. | Unit |
|----------------------|--|--|------|------|------|------|
| V <sub>CC_hys</sub>  | V <sub>CC</sub> UV hysteresis                  |  | 1.2  | 1.5  | 1.8  | V    |
| V <sub>CC_thON</sub> | V <sub>CC</sub> UV turn-ON threshold           |  | 11.5 | 12   | 12.5 | V    |
| $V_{CC_{thOFF}}$     | V <sub>CC</sub> UV turn-OFF threshold          |  | 10   | 10.5 | 11   | V    |
| I <sub>qccu</sub>    | Undervoltage quiescent supply current          | V <sub>CC</sub> = 15 V, T/ <u>SD</u> /OD = 5 V; LIN = 0 V;<br>HIN = 0 V, CIN = 0 V     |      |      | 150  | μA   |
| I <sub>qcc</sub>     | Quiescent current                              | V <sub>cc</sub> = 15 V, T/ <del>SD</del> /OD = 5 V; LIN = 0 V;<br>HIN = 0 V, CIN = 0 V |      |      | 1    | mA   |
| V <sub>ref</sub>     | Internal comparator (CIN)<br>reference voltage |  | 0.5  | 0.54 | 0.58 | V    |

#### Table 8. Low voltage power supply

#### Table 9. Bootstrapped voltage

| Symbol                | Parameter                                      | Test conditions  | Min. | Тур. | Max. | Unit |
|-----------------------|--|--|------|------|------|------|
| V <sub>BS_hys</sub>   | V <sub>BS</sub> UV hysteresis                  |  | 1.2  | 1.5  | 1.8  | V    |
| V <sub>BS_thON</sub>  | V <sub>BS</sub> UV turn-ON threshold           |  | 11.1 | 11.5 | 12.1 | V    |
| V <sub>BS_thOFF</sub> | V <sub>BS</sub> UV turn-OFF threshold          |  | 9.8  | 10   | 10.6 | V    |
| I <sub>QBSU</sub>     | Undervoltage V <sub>BS</sub> quiescent current | $V_{BS}$ < 9 V T/ $\overline{\rm SD}/\rm OD$ = 5 V; LIN = 0 V and HIN = 5 V; CIN = 0 V |      | 70   | 110  | μA   |
| I <sub>QBS</sub>      | V <sub>BS</sub> quiescent current              | $V_{BS}$ = 15 V T/ $\overline{SD}$ /OD = 5 V; LIN = 0 V<br>and HIN = 5 V; CIN = 0 V    |      | 200  | 300  | μA   |
| R <sub>DS(on)</sub>   | Bootstrap driver on-resistance                 | LVG ON   |      | 120  |      | Ω    |

#### Table 10. Logic inputs

| Symbol            | Parameter                        | Test conditions   | Min. | Тур. | Max. | Unit |
|-------------------|----------------------------------|---|------|------|------|------|
| V <sub>il</sub>   | Low logic level voltage          |   |      |      | 0.8  | V    |
| V <sub>ih</sub>   | High logic level voltage         |   | 2.25 |      |      | V    |
| I <sub>HINh</sub> | HIN logic "1" input bias current | HIN = 15 V  | 20   | 40   | 100  | μA   |
| I <sub>HINI</sub> | HIN logic "0" input bias current | HIN = 0 V   |      |      | 1    | μA   |
| I <sub>LINI</sub> | LIN logic "1" input bias current | LIN = 15 V  | 20   | 40   | 100  | μA   |
| l <sub>LINh</sub> | LIN logic "0" input bias current | LIN = 0 V   |      |      | 1    | μA   |
| I <sub>SDh</sub>  | SD logic "0" input bias current  | <del>SD</del> = 15 V  | 200  | 350  | 500  | μA   |
| I <sub>SDI</sub>  | SD logic "1" input bias current  | <u>SD</u> = 0 V   |      |      | 3    | μA   |
| Dt                | Dead time                        | See Figure 9. Dead time and interlocking waveform definitions |      | 180  |      | ns   |

| Symbol          | Parameter                      | Test conditions                               | Min. | Тур. | Max. | Unit |
|-----------------|--------------------------------|---|------|------|------|------|
| V <sub>io</sub> | Input offset voltage           | $V_{ic} = 0 V, V_o = 7.5 V$                   |      |      | 6    | mV   |
| I <sub>io</sub> | Input offset current           | $V_{ic} = 0 V, V_{o} = 7.5 V$                 |      | 4    | 40   | nA   |
| l <sub>ib</sub> | Input bias current (1)         | V <sub>IC</sub> - 0 V, V <sub>0</sub> - 1.5 V |      | 100  | 200  | nA   |
| V <sub>OL</sub> | Low level output voltage       | $R_L$ = 10 k $\Omega$ to $V_{CC}$             |      | 75   | 150  | mV   |
| V <sub>OH</sub> | High level output voltage      | $R_L$ = 10 k $\Omega$ to GND                  | 14   | 14.7 |      | V    |
| I <sub>o</sub>  | Output short-circuit current   | Source, $V_{id}$ = +1 V; $V_o$ = 0 V          | 16   | 30   |      | mA   |
| 10              |                                | Sink, $V_{id}$ = -1 V; $V_o$ = $V_{CC}$       | 50   | 80   |      | mA   |
| SR              | Slew rate                      | $V_i$ = 1 - 4 V; $C_L$ = 100 pF; unity gain   | 2.5  | 3.8  |      | V/µs |
| GBWP            | Gain bandwidth product         | V <sub>0</sub> = 7.5 V                        | 8    | 12   |      | MHz  |
| A <sub>vd</sub> | Large signal voltage gain      | R <sub>L</sub> = 2 kΩ                         | 70   | 85   |      | dB   |
| SVR             | Supply voltage rejection ratio | vs. V <sub>CC</sub>                           | 60   | 75   |      | dB   |
| CMRR            | Common mode rejection ratio    |   | 55   | 70   |      | dB   |

#### Table 11. Op-amp characteristics

1. The direction of the input current is out of the IC.

#### Table 12. Sense comparator characteristics

| Symbol              | Parameter  | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------|--|---|------|------|------|------|
| I <sub>ib</sub>     | Input bias current   | V <sub>CIN</sub> = 1 V  |      |      | 1    | μA   |
| V <sub>od</sub>     | Open-drain low level output voltage  | I <sub>od</sub> = 3 mA  |      |      | 0.5  | V    |
| R <sub>ON_OD</sub>  | Open-drain low level output resistance   | I <sub>od</sub> = 3 mA  |      | 166  |      | Ω    |
| R <sub>PD_SD</sub>  | SD pull-down resistor (1)  |   |      | 125  |      | kΩ   |
| t <sub>d_comp</sub> | Comparator delay   | $T/\overline{SD}/OD$ pulled to 5 V through 100 $k\Omega$ resistor |      | 90   | 130  | ns   |
| SR                  | Slew rate  | C <sub>L</sub> = 180 pF; R <sub>pu</sub> = 5 kΩ                   |      | 60   |      | V/µs |
| t <sub>sd</sub>     | Shutdown to high / low-side driver propagation delay                             | $V_{OUT}$ = 0 V, $V_{boot}$ = $V_{CC}$ , $V_{IN}$ = 0 to 3.3 V    | 50   | 125  | 200  |      |
| t <sub>isd</sub>    | Comparator triggering to high /<br>low-side driver turn-off<br>propagation delay | Measured applying a voltage step<br>from 0 V to 3.3 V to pin CIN  | 50   | 200  | 250  | ns   |

1. Equivalent values are as a result of the resistances of three drivers in parallel.

#### Table 13. Truth table

| Logic input (V <sub>I</sub> ) |                             |                          | Output   |   |  |
|-------------------------------|-----------------------------|--------------------------|--|---|--|
| T/SD/OD                       | LIN                         | HIN                      | LVG  | HVG   |  |
| L                             | X <sup>(1)</sup>            | X <sup>(1)</sup>         | L  | L   |  |
| Н                             | Н                           | Н                        | L  | L   |  |
| Н                             | L                           | L                        | L  | L   |  |
| Н                             | Н                           | L                        | Н  | L   |  |
| Н                             | L                           | н                        | L  | н   |  |
|                               | T/SD/OD<br>L<br>H<br>H<br>H | T/SD/ODLINLX (1)HHHLHHHH | T/SD/OD         LIN         HIN           L         X (1)         X(1)           H         H         H           H         L         L           H         H         L           H         L         L           H         L         L | T/SD/OD         LIN         HIN         LVG           L         X <sup>(1)</sup> X <sup>(1)</sup> L           H         H         H         L           H         H         L         L           H         H         L         L           H         L         L         H |  |

1. X: do not care.

#### 3.2.1 NTC thermistor

### Figure 5. Internal structure of $\overline{\text{SD}}$ and NTC



 $R_{PD\_SD}$ : equivalent value as result of resistances of three drivers in parallel.









#### Figure 8. Voltage of T/SD/OD pin according to NTC temperature

## 3.3 Waveform definitions



#### Figure 9. Dead time and interlocking waveform definitions

## 4 Shutdown function

The device is equipped with three half-bridge IC gate drivers and integrates a comparator for fault detection. The comparator has an internal voltage reference  $V_{REF}$  connected to the inverting input, while the non-inverting input pin (CIN) can be connected to an external shunt resistor for current monitoring.

Since the comparator is embedded in the U IC gate driver, in case of fault it disables directly the U outputs, whereas the shutdown of V and W IC gate drivers depends on the RC value of the external SD circuitry, which fixes the disabling time.

For an effective design of the shutdown circuit, please refer to Application note AN4966.



#### Figure 10. Shutdown timing waveforms

\*  $R_{\text{NTC}}$  to be considered only when the NTC is internally connected to the T/ $\overline{\text{SD}}/\text{OD}$  pin.

# 5 Application circuit example

57





GADG100620160912FSR

Application designers are free to use a different scheme according to the device specifications.

### 5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 kΩ (typ.) pull-down resistor is built-in for each input. To avoid input signal oscillation, the wiring of each input should be as short as possible, and the use of RC filters (R<sub>1</sub>, C<sub>1</sub>) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor C<sub>VCC</sub> (aluminum or tantalum) can reduce the transient circuit demand on the power supply. Also, to reduce any high-frequency switching noise distributed on the power lines, a decoupling capacitor C<sub>2</sub> (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to the V<sub>cc</sub> pin and in parallel with the bypass capacitor.
- The use of an RC filter (R<sub>SF</sub>, C<sub>SF</sub>) is recommended to prevent protection circuit malfunction. The time constant (R<sub>SF</sub> x C<sub>SF</sub>) should be set to 1 µs and the filter must be placed as close as possible to the C<sub>IN</sub> pin.
- The  $\overline{SD}$  is an input/output pin (open-drain type if it is used as output). A built-in thermistor NTC is internally connected between the  $\overline{SD}$  pin and GND. The voltage V<sub>SD</sub>-GND decreases as the temperature increases, due to the pull-up resistor R<sub>SD</sub>. In order to keep the voltage always higher than the high-level logic threshold, the pull-up resistor should be set to 1 k $\Omega$  or 2.2 k $\Omega$  for 3.3 V or 5 V MCU power supply, respectively. The capacitor C<sub>SD</sub> of the filter on  $\overline{SD}$  should be fixed no higher than 3.3 nF in order to assure the  $\overline{SD}$  activation time  $\tau_A \leq 500$  ns. Besides, the filter should be placed as close as possible to the  $\overline{SD}$  pin.
- The decoupling capacitor C<sub>3</sub> (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each C<sub>boot</sub>, filters high-frequency disturbance. Both C<sub>boot</sub> and C<sub>3</sub> (if present) should be placed as close as possible to the U, V, W and V<sub>boot</sub> pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To avoid overvoltage on the V<sub>cc</sub> pin, a Zener diode (Dz1) can be used. Similarly on the V<sub>boot</sub> pin, a Zener diode (Dz2) can be placed in parallel with each C<sub>boot</sub>.
- The use of the decoupling capacitor C<sub>4</sub> (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C<sub>vdc</sub> is useful to prevent surge destruction. Both capacitors C<sub>4</sub> and C<sub>vdc</sub> should be placed as close as possible to the IPM (C<sub>4</sub> has priority over C<sub>vdc</sub>).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-couplers is possible.
- Low-inductance shunt resistors have to be used for phase leg current sensing.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and P<sub>WR\_GND</sub> should be as short as possible.
- The connection of SGN\_GND to PWR\_GND on one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the device specifications for application designs. For further details, please refer to the relevant application note.

| Symbol            | Parameter                          | Test conditions  | Min. | Тур. | Max. | Unit |
|-------------------|------------------------------------|--|------|------|------|------|
| V <sub>PN</sub>   | Supply voltage                     | Applied among P-Nu, Nv, Nw   |      | 300  | 400  | V    |
| V <sub>CC</sub>   | Control supply voltage             | Applied to V <sub>CC</sub> -GND                                      | 13.5 | 15   | 18   | V    |
| V <sub>BS</sub>   | High-side bias voltage             | Applied to $V_{BOOTx}$ -OUT<br>for x = U, V, W                       | 13   |      | 18   | V    |
| t <sub>dead</sub> | Blanking time to prevent arm-short | For each input signal  | 1    |      |      | μs   |
| f <sub>PWM</sub>  | PWM input signal                   | -40 °C < T <sub>C</sub> < 100 °C<br>-40 °C < T <sub>J</sub> < 125 °C |      |      | 25   | kHz  |
| T <sub>C</sub>    | Case operation temperature         |  |      |      | 100  | °C   |

#### Table 14. Recommended operating conditions

## 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

### 6.1 NSDIP-26L package information

#### Figure 12. NSDIP-26L package outline





8374968\_4

| Dim. | mm    |           |       |  |  |  |
|------|-------|-----------|-------|--|--|--|
| Dim. | Min.  | Тур.      | Max.  |  |  |  |
| A    |       |           | 3.45  |  |  |  |
| A1   | 0.10  |           | 0.25  |  |  |  |
| A2   | 3.00  | 3.10      | 3.20  |  |  |  |
| A3   | 1.10  | 1.30      | 1.50  |  |  |  |
| b    | 0.47  |           | 0.57  |  |  |  |
| b1   | 0.45  | 0.50      | 0.55  |  |  |  |
| b2   | 0.63  |           | 0.67  |  |  |  |
| С    | 0.47  |           | 0.57  |  |  |  |
| c1   | 0.45  | 0.50      | 0.55  |  |  |  |
| D    | 29.05 | 29.15     | 29.25 |  |  |  |
| D1   | 0.70  |           |       |  |  |  |
| D2   | 0.45  |           |       |  |  |  |
| D3   | 0.90  |           |       |  |  |  |
| D4   |       |           | 29.65 |  |  |  |
| E    | 12.35 | 12.45     | 12.55 |  |  |  |
| E1   | 16.70 | 17.00     | 17.30 |  |  |  |
| E2   | 0.35  |           |       |  |  |  |
| е    | 1.70  | 1.80      | 1.90  |  |  |  |
| e1   | 2.40  | 2.50      | 2.60  |  |  |  |
| L    | 1.24  | 1.39      | 1.54  |  |  |  |
| L1   | 1.00  | 1.15      | 1.30  |  |  |  |
| L2   |       | 0.25 BSC  |       |  |  |  |
| L3   |       | 2.275 REF |       |  |  |  |
| R1   | 0.25  | 0.40      | 0.55  |  |  |  |
| R2   | 0.25  | 0.40      | 0.55  |  |  |  |
| S    |       | 0.39      | 0.55  |  |  |  |
| θ    | 0°    |           | 8°    |  |  |  |
| Θ1   |       | 3° BSC    |       |  |  |  |
| θ2   | 10°   | 12°       | 14°   |  |  |  |

#### Table 15. NSDIP-26L package mechanical data





#### Figure 13. NSDIP-26L recommended footprint (dimensions are in mm)

8374968\_4\_fp

# **Revision history**

#### Table 16. Document revision history

| Date        | Revision | Changes   |
|-------------|----------|---|
| 19-Apr-2017 | 1        | Initial release   |
|             |          | Datasheet status promoted from preliminary to production data.  |
|             | 2        | Updated features on cover page.   |
| 04-Jan-2018 |          | Updated Table 3: "Inverter part", Table 5: "Total system", Table 6:   |
|             |          | "Thermal data" and Table 13: "Sense comparator characteristics".  |
|             |          | Updated Section 6.1: "NSDIP-26L package information".   |
|             |          | Removed maturity status indication from cover page.   |
| 22-Aug-2019 | 3        | Modified Table 2. Inverter part, Table 5. Thermal data, Table 10. Logic inputs, Section 4 Shutdown function and Section 5.1 Guidelines. |
|             |          | Updated Section 6.1 NSDIP-26L package information.  |
|             |          | Minor text changes.   |



## Contents

| 1   | Inte               | rnal schematic diagram and pin configuration | 2  |  |  |
|-----|--------------------|--|----|--|--|
| 2   | Electrical ratings |  |    |  |  |
|     | 2.1                | Absolute maximum ratings                     | 5  |  |  |
|     | 2.2                | Thermal data                                 | 6  |  |  |
| 3   | Elec               | trical characteristics                       | 7  |  |  |
|     | 3.1                | Inverter part                                | 7  |  |  |
|     | 3.2                | Control part                                 | 9  |  |  |
|     |                    | 3.2.1 NTC thermistor                         | 11 |  |  |
|     | 3.3                | Waveform definitions                         | 13 |  |  |
| 4   | Shu                | tdown function                               | 15 |  |  |
| 5   | Арр                | lication circuit example                     |    |  |  |
|     | 5.1                | Guidelines                                   | 17 |  |  |
| 6   | Pac                | kage information                             | 18 |  |  |
|     | 6.1                | NSDIP-26L package information                |    |  |  |
| Rev | ision              | history                                      | 21 |  |  |



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved