

**Integrated Circuits Group** 

# LHF00L13 Flash Memory 32M (2MB × 16)

(Model No.: LHF100L13)

Spec No.: EL163054 Issue Date: March16, 2004

SPEC No.         E L 1 6 3 0 5 4           ISSUE:         Mar.         16, 2004	]
SPECIFICATIONS	
Product Type <u>32 M bit Flash Memory</u> LHF00L13	
Model No. (LHF00L13)	
If you have any objections, please contact us before issuing purchasing order. * This specifications contains <u>34</u> pages including the cover and appendix. * Refer to LHF00LXX series Appendix (FUM03802). CUSTOMERS ACCEPTANCE DATE:	
BY: PRESENTED BY: Hotta YHOTTA Dept. General Manager	
REVIEWED BY: PREPARED BY: H. Jakata J. Ottanu Product Development Dept. I System-Flash Division Integrated Circuits Group SHARP CORPORATION	-

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
    - Office electronics
    - Instrumentation and measuring equipment
    - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - Mainframe computers
  - Traffic control systems
  - Gas leak detectors and automatic cutoff devices
  - Rescue and security equipment
  - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - Aerospace equipment
  - Communications equipment for trunk lines
  - Control equipment for the nuclear power industry
  - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

### LHF00L13

### CONTENTS

#### PAGE

48-Lead TSOP (Normal Bend) Pinout 3
Pin Descriptions 4
Memory Map 5
Identifier Codes and OTP Address for Read Operation
OTP Block Address Map for OTP Program 7
Bus Operation
Command Definitions
Functions of Block Lock and Block Lock-Down 11
Block Locking State Transitions upon Command Write
Block Locking State Transitions upon WP# Transition 12
Status Register Definition 13

1 Electrical Specifications	14
1.1 Absolute Maximum Ratings	14
1.2 Operating Conditions	14
1.2.1 Capacitance	15
1.2.2 AC Input/Output Test Conditions	15
1.2.3 DC Characteristics	16
1.2.4 AC Characteristics - Read-Only Operations	18
1.2.5 AC Characteristics - Write Operations	20
1.2.6 Reset Operations	22
1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance.	23
2 Related Document Information	24
3 Package and packing specification	25

PAGE

# LHF00L13 32Mbit (2Mbit×16) Flash MEMORY

■ 32-M density with 16-	bit I/O Interface
-------------------------	-------------------

### Read Operation

• 90ns

SHARP

- Low Power Operation
  - 2.7V Read and Write Operations
  - V<sub>CCO</sub> for Input/Output Power Supply Isolation
  - Automatic Power Savings Mode reduces I<sub>CCR</sub> in Static Mode
- Enhanced Code + Data Storage
   5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
  - 4-Word Factory-Programmed Area
  - 4-Word User-Programmable Area
- Operating Temperature -40°C to +85°C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
  - Eight 4-Kword Parameter Blocks
  - One 32-Kword Block
  - Thirty-one 64-Kword Blocks
  - Bottom Parameter Location

- Enhanced Data Protection Features
  - Individual Block Lock and Block Lock-Down with Zero-Latency
  - All blocks are locked at power-up or device reset.
  - Absolute Protection with  $V_{PP} \leq V_{PPLK}$
  - Block Erase, Full Chip Erase, Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
  - 3.0V Low-Power 10µs/Word (Typ.) Programming
  - 12.0V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.8s Erase (Typ.)
- Cross-Compatible Command Support
  - Basic Command Set
  - Common Flash Interface (CFI)
- Extended Cycling Capability
   Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP (Normal Bend)
- ETOX<sup>TM\*</sup> Flash Technology
- Not designed or rated as radiation hardened

The product is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at  $V_{CC}$ =2.7V-3.6V and  $V_{PP}$ =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.

The memory array block architecture utilizes Enhanced Data Protection features, which provides maximum flexibility for safe nonvolatile code and data storage.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

\* ETOX is a trademark of Intel Corporation.

### LHF00L13

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	48-LEAD TSOP STANDARD PINOUT 12mm x 20mm TOP VIEW	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Figure 1. 48-Lead TSOP (Normal Bend) Pinout

3

SHARP

		Table 1. Pin Descriptions
Symbol	Туре	Name and Function
A <sub>20</sub> -A <sub>0</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses.
DQ <sub>15</sub> -DQ <sub>0</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high ( $V_{IH}$ ) deselects the device and reduces power consumption to standby levels.
RST#	INPUT	RESET: When low ( $V_{IL}$ ), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high ( $V_{IH}$ ) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).
WP#	INPUT	WRITE PROTECT: When WP# is $V_{IL}$ , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP# is $V_{IH}$ , lock-down is disabled.
V <sub>PP</sub>	INPUT/SUPPLY	MONITORING POWER SUPPLY VOLTAGE: $V_{PP}$ is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, program or OTP program cannot be executed and should not be attempted. Applying 12.0V±0.3V to $V_{PP}$ provides fast erasing or fast programming mode. In this mode, $V_{PP}$ is power supply pin. Applying 12.0V±0.3V to $V_{PP}$ during erase/program can only be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to 12.0V±0.3V for a total of 80 hours maximum. Use of this pin at 12.0V+0.3V beyond these limits may reduce block cycling capability or cause permanent damage.
V <sub>CC</sub>	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltage (see DC Characteristics) produce spurious results and should not be attempted.
V <sub>CCQ</sub>	SUPPLY	INPUT/OUTPUT POWER SUPPLY (2.7V-3.6V): Power supply for all input/output pins.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.

SHARP

[A <sub>20</sub> -A <sub>0</sub> ]	
1EFFFF 1F0000	64-Kword Block 39
1EFFFF 1E0000	64-Kword Block 38
1DFFFF 1D0000	64-Kword Block 37
1CFFFF 1C0000	64-Kword Block 36
1BFFFF 1B0000	64-Kword Block 35
1AFFFF 1A0000	64-Kword Block 34
19FFFF 190000	64-Kword Block 33
18FFFF 180000	64-Kword Block 32
17FFFF 170000	64-Kword Block 31
16FFFF 160000	64-Kword Block 30
15FFFF 150000	64-Kword Block 29
14FFFF 140000	64-Kword Block 28
13FFFF 130000	64-Kword Block 27
12FFFF 120000	64-Kword Block 26
11FFFF 110000	64-Kword Block 25
10FFFF <u>100000</u>	64-Kword Block 24
0FFFFF 0F0000	64-Kword Block 23
0EFFFF 0E0000	64-Kword Block 22
0DFFFF 0D0000	64-Kword Block 21
0CFFFF 0C0000	64-Kword Block 20
0BFFFF 0B0000	64-Kword Block 19
0AFFFF 0A0000	64-Kword Block 18
09FFFF 090000	64-Kword Block 17
08FFFF 080000	64-Kword Block 16
07FFFF 070000	64-Kword Block 15
06FFFF 060000	64-Kword Block 14
05FFFF 050000	64-Kword Block 13
04FFFF 040000	64-Kword Block 12
03FFFF 030000	64-Kword Block 11
02FFFF 020000	64-Kword Block 10
01FFFF 010000	64-Kword Block 9
00FFFF 008000	32-Kword Block 8
00766	4-Kword Block 7
006FFF 006000	4-Kword Block 6
005FFF 005000	4-Kword Block 5
004FFF 004000	4-Kword Block 4
003FFF 003000 002FFF	4-Kword Block 3
002000	4-Kword Block 2
001FFF 001000 000FFF	4-Kword Block 1
000000	4-Kword Block 0

Figure 2. Memory Map (Bottom Parameter)

5

TT 1 1 0			
Table 2.	Identifier Codes an	d OTP Address	s for Read Operation

		-		
	Code	Address [A <sub>20</sub> -A <sub>0</sub> ]	Data [DQ <sub>15</sub> -DQ <sub>0</sub> ]	Notes
Manufacturer Code	Manufacturer Code	000000H	00B0H	
Device Code	Device Code	000001H	00A1H	
Block Lock Configuration	Block is Unlocked		$00A1H$ $DQ_0 = 0$ $DQ_0 = 1$	1
Code	Block is Locked	Block Address	$DQ_0 = 1$	1
	Block is not Locked-Down	+ 2	$DQ_1 = 0$	1
	Block is Locked-Down		DQ <sub>1</sub> = 1	1
OTP	OTP Lock	000080H	OTP-LK	2
	OTP	000081-000088H	OTP	3

NOTES:

Block Address = The beginning location of a block address. DQ<sub>15</sub>-DQ<sub>2</sub> are reserved for future implementation.
 OTP-LK=OTP Block Lock configuration.
 OTP=OTP Block data.

[A <sub>20</sub> -A <sub>0</sub> ]	
000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
	Reserved for Future Implementation

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 3. Bus $Operation^{(1, 2)}$								
Mode	Notes	RST#	CE#	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>15-0</sub>
Read Array	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	X	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	X	X	Х	X	High Z
Reset	3	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z
Read Identifier Codes/OTP	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Table 2	X	See Table 2
Read Query	6,7	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Appendix	X	See Appendix
Read Status Register	6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>
Write	4,5,6	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	V <sub>PPH1/2</sub>	D <sub>IN</sub>

T 1 1 2 D  $(\cdot (1 2))$ 

NOTES:

Refer to DC Characteristics. When V<sub>PP</sub>≤V<sub>PPLK</sub>, memory contents can be read, but cannot be altered.
 X can be V<sub>IL</sub> or V<sub>IH</sub> for control pins and addresses, and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub>. Refer to DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.
 RST# at GND±0.2V ensures the lowest power consumption.

KS1# at GND10.2 v ensures the lowest power consumption.
 Command writes involving block erase, full chip erase, program or OTP program are reliably executed when V<sub>PP</sub>=V<sub>PPH1/2</sub> and V<sub>CC</sub>=2.7V-3.6V.
 Refer to Table 4 for valid D<sub>IN</sub> during a write operation.
 Never hold OE# low and WE# low at the same timing.
 Refer to Appendix of LHF00LXX series for more information about query code.

	T	able 4. C	Command	Definitions <sup>(1</sup>	.0)				
	Bus		H	First Bus Cyc	ele	Second Bus Cycle			
Command	Cycles Req'd	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array	1		Write	Х	FFH				
Read Identifier Codes/OTP	≥ 2	4	Write	Х	90H	Read	IA or OA	ID or OD	
Read Query	≥ 2	4	Write	Х	98H	Read	QA	QD	
Read Status Register	2		Write	Х	70H	Read	Х	SRD	
Clear Status Register	1		Write	Х	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Full Chip Erase	2	5, 8	Write	Х	30H	Write	X	D0H	
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD	
Block Erase and Program Suspend	1	7, 8	Write	Х	B0H				
Block Erase and Program Resume	1	7, 8	Write	Х	D0H				
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H	
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H	
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH	
OTP Program	2	8	Write	OA	C0H	Write	OA	OD	

NOTES:

SHARP

1. Bus operations are defined in Table 3.

2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.

X=Any valid address within the device.

IA=Identifier codes address (See Table 2).

QA=Query codes address. Refer to Appendix of LHF00LXX series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command.

OA=Address of OTP block to be read or programmed (See Figure 3).

3. ID=Data read from identifier codes. (See Table 2).

QD=Data read from query database. Refer to Appendix of LHF00LXX series for details.

SRD=Data read from status register. See Table 8 for a description of the status register bits.

WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.

4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (See Table 2).

The Read Query command is available for reading CFI (Common Flash Interface) information.

5. Block erase, full chip erase or program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V<sub>IH</sub>.

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. If the program operation and the erase operation are both suspended, the suspended program operation will be resumed first.

8. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.

used.

9. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is V<sub>IL</sub>. When WP# is V<sub>IH</sub>, lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be

State	WP#	DQ1 <sup>(1)</sup>	DQ <sub>0</sub> <sup>(1)</sup>	State Name	Erase/Program Allowed <sup>(2)</sup>
[000]	0	0	0	Unlocked	Yes
[001] <sup>(3)</sup>	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] <sup>(3)</sup>	1	0	1	Locked	No
[110] <sup>(4)</sup>	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 5.	Functions	of Block	Lock <sup>(5)</sup> and	l Block	Lock-Down
----------	-----------	----------	-------------------------	---------	-----------

NOTES:

1.  $DQ_0=1$ : a block is locked;  $DQ_0=0$ : a block is unlocked.

 $DQ_1=1$ : a block is locked-down;  $DQ_1=0$ : a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to  $V_{IL}$  in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	State		Result after Lock Command Written (Next State)				
State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	Set Lock <sup>(1)</sup>	Clear Lock <sup>(1)</sup>	Set Lock-down <sup>(1)</sup>		
[000]	0	0	0	[001]	No Change	[011] <sup>(2)</sup>		
[001]	0	0	1	No Change <sup>(3)</sup>	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] <sup>(2)</sup>		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] <sup>(2)</sup>		
[111]	1	1	1	No Change	[110]	No Change		

Table 6.	Block Locking Sta	te Transitions upon	Command	Write <sup>(4)</sup>

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block (DQ<sub>0</sub>=0), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed  $V_{IL}$  or  $V_{IH}$ .

	Table 7. Block Locking State Transitions upon WP# Transition <sup>(4)</sup>										
		Current Sta	ite		Result after WP# Tr	ansition (Next State)					
Previous State	State	WP#	DQ <sub>1</sub>	DQ <sub>0</sub>	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$					
-	[000]	0	0	0	[100]	-					
-	[001]	0	0	1	[101]	-					
[110] <sup>(2)</sup>	[011]	0	1	1	[110]	-					
Other than $[110]^{(2)}$					[111]	-					
-	[100]	1	0	0	-	[000]					
-	[101]	1	0	1	-	[001]					
-	[110]	1	1	0	-	[011] <sup>(3)</sup>					
-	[111]	1	1	1	-	[011]					

NOTES:

SHARP

"WP#=0→1" means that WP# is driven to V<sub>IH</sub> and "WP#=1→0" means that WP# is driven to V<sub>IL</sub>.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP# is driven to V<sub>IL</sub> in [110] state, the state changes to [011] and the blocks are matrixed backs are matrixed backs.

automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
WSMS	BESS	BEFCES	POPS	VPPS	PSS	DPS	R
7	6	5	4	3	2	1	0
ENHANCE	MENTS (R)	FOR FUTURE	(WSMS)			TES:	M (Write S
0 = Busy SR.6 = BLOC 1 = Block	K ERASE SUS Erase Suspende Erase in Progre		(BESS)		P program com	block erase, fu pletion. SR.6 - S	
STAT 1 = Error in	US (BEFCES) n Block Erase	D FULL CHIP E or Full Chip Eras se or Full Chip E	se	erase, program bit attempt, an	, set/clear blocl improper comn	's after a block of k lock bit, set blo nand sequence w	ock lock-do vas entered.
1 = Error in	PROGRAM S n Program or C	TATUS (POPS) )TP Program )r OTP Program		The WSM inte Block Erase, I command seq	rrogates and in Full Chip Eras uences. SR.3	inuous indication dicates the V <sub>PP</sub> I se, Program or is not guarant V <sub>PPH1</sub> , V <sub>PPH2</sub> or	level only a OTP Progr eed to rep
$1 = V_{PP} LC$ $0 = V_{PP} OP$	CATUS (VPPS) DW Detect, Op K RAM SUSPEN	peration Abort		bit. The WSM Erase, Full Chi sequences. It in operation, if the configuration c	interrogates the p Erase, Progra forms the syste e block lock bi- codes after writ	nuous indicatior block lock bit o am or OTP Prog em, depending or t is set. Reading ing the Read Id c lock bit status.	nly after Ble gram community the attempt the block le
STAT 1 = Program	US (PSS) m Suspended m in Progress/			SR.15 - SR.8 a	nd SR.0 are res	erved for future ne status register.	
1 = Erase of	or Program Atte d Block, Opera						
				٤)			

1 Electrical Specifications	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent
1.1 Absolute Maximum Ratings <sup>*</sup>	damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the
Operating Temperature	"Operating Conditions" may affect device
During Read, Erase and Program40°C to +85°C $^{(1)}$	reliability.
	NOTES:
Storage Temperature	1. Operating temperature is for extended temperature
During under Bias40°C to +85°C	product defined by this specification. 2. All specified voltages are with respect to GND.
During non Bias65°C to +125°C	Minimum DC voltage is -0.5V on input/output pins and -0.2V on V <sub>CC</sub> , V <sub>CCO</sub> and V <sub>PP</sub> pins. During transitions,
Voltage On Any Pin (except $V_{CC}$ , $V_{CCQ}$ and $V_{PP}$ )	this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is
-0.5V to $V_{CCQ}$ +0.5V <sup>(2)</sup>	$V_{CC}$ +0.5V which, during transitions, may overshoot to $V_{CC}$ +2.0V for periods <20ns.
$V_{\rm exactly} = 0.2V_{\rm etc} + 2.0V_{\rm etc}^{(2)}$	3. Maximum DC voltage on $V_{PP}$ may overshoot to +13.0V for periods <20ns.
$V_{CC}$ and $V_{CCQ}$ Supply Voltage0.2V to +3.9V <sup>(2)</sup>	<ol> <li>V<sub>PP</sub> erase/program voltage is normally 2.7V-3.6V.</li> </ol>
	Applying 11.7V-12.3V to V <sub>PP</sub> during erase/program
$V_{PP}$ Supply Voltage0.2V to +12.6V $^{(2,\ 3,\ 4)}$	can be done for a maximum of 1,000 cycles on each block. $V_{PP}$ may be connected to 11.7V-12.3V for a total of 80 hours maximum.
(5)	5. Output shorted for no more than one second. No more
Output Short Circuit Current 100mA <sup>(5)</sup>	than one output shorted at a time.

### 1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T <sub>A</sub>	-40	+25	+85	°C	
V <sub>CC</sub> Supply Voltage	V <sub>CC</sub>	2.7	3.0	3.6	V	1
I/O Supply Voltage	V <sub>CCQ</sub>	2.7	3.0	3.6	V	1
V <sub>PP</sub> Voltage when Used as a Logic Control	V <sub>PPH1</sub>	1.65	3.0	3.6	V	1
V <sub>PP</sub> Supply Voltage	V <sub>PPH2</sub>	11.7	12.0	12.3	V	1, 2
Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH1</sub>		100,000			Cycles	
Block Erase Cycling: V <sub>PP</sub> =V <sub>PPH2</sub> , 80 hrs.				1,000	Cycles	
Maximum V <sub>PP</sub> hours at V <sub>PPH2</sub>				80	Hours	

NOTES:

See DC Characteristics tables for voltage range-specific specification.
 Applying V<sub>PP</sub>=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on each block. A permanent connection to V<sub>PP</sub>=11.7V-12.3V is not allowed and can cause damage to the device.

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
nput Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0.0V		4	7	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> =0.0V		6	10	pF
OTE: Sampled, not 100% tested. 2.2 AC Input/Output T	est Condition	S				
V <sub>CCQ</sub> INP 0.0		TEST POIN			/2 OUTPUT	
		nen V <sub>CC</sub> =V <sub>CC</sub> (min).	Vaveform for	V <sub>CC</sub> =2.7V-3.	.6V	
V	<sub>CCQ</sub> (min)/2	Tabl	e 9. Test Cor	nfiguration Ca	apacitance Lo	oading Va
• (	Т		Test Config	guration	C	L (pF)
DEVICE UNDER TEST CL Includes Jig Capacitances.	$\begin{array}{c} 1 \text{ N914} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$		V <sub>CC</sub> =2.7\	/-3.6V		50
Figure 5. Transient Equiv	valent Testing L	pad Circuit				

### 1.2.3 DC Characteristics

V<sub>CC</sub>=2.7V-3.6V

	1						
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I <sub>LI</sub>	Input Load Current	1	-1.0		+1.0	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max.,
I <sub>LO</sub>	Output Leakage Current	1	-1.0		+1.0	μΑ	$\begin{bmatrix} V_{CCQ} = V_{CCQ} Max., \\ V_{IN} / V_{OUT} = V_{CCQ} \text{ or } \\ GND \end{bmatrix}$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,7		4	10	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CCQ}\pm0.2V,$ $WP\#=V_{CCQ} \text{ or GND}$
I <sub>CCAS</sub>	V <sub>CC</sub> Automatic Power Savings Current	1,4,7		4	10	μΑ	V <sub>CC</sub> =V <sub>CC</sub> Max., CE#=GND±0.2V, WP#=V <sub>CCQ</sub> or GND
I <sub>CCD</sub>	V <sub>CC</sub> Reset Current	1,7		4	10	μΑ	RST#=GND±0.2V
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,7			17	mA	$V_{CC}=V_{CC}Max.,$ $CE\#=V_{IL},$ $OE\#=V_{IH},$ f=5MHz
т	V <sub>CC</sub> Program Current	1,5,7		20	60	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCW</sub>	V <sub>CC</sub> Flogram Current	1,5,7		10	20	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
T	V <sub>CC</sub> Block Erase,	1,5,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH1</sub>
I <sub>CCE</sub>	Full Chip Erase Current	1,5,7		4	10	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Program or Block Erase Suspend Current	1,2,7		10	200	μΑ	CE#=V <sub>IH</sub>
I <sub>PPS</sub> I <sub>PPR</sub>	V <sub>PP</sub> Standby or Read Current	1,6,7		2	5	μΑ	V <sub>PP</sub> ≤V <sub>CC</sub>
I <sub>PPW</sub>	V <sub>PP</sub> Program Current	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
TPPW	v pp i logram current	1,5,6,7		10	30	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase,	1,5,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
-PPE	Full Chip Erase Current	1,5,6,7		5	15	mA	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>PPWS</sub>	V <sub>PP</sub> Program	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
-PPWS	Suspend Current	1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>
I <sub>PPES</sub>	V <sub>PP</sub> Block Erase Suspend Current	1,6,7		2	5	μΑ	V <sub>PP</sub> =V <sub>PPH1</sub>
*PPES	pp Block Eluse Suspend Current	1,6,7		10	200	μΑ	V <sub>PP</sub> =V <sub>PPH2</sub>

#### DC Characteristics (Continued)

		V <sub>CC</sub> =	2.78-3.68	/			
Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	5	-0.4		0.4	V	
V <sub>IH</sub>	Input High Voltage	5	2.4		V <sub>CCQ</sub> + 0.4	V	
V <sub>OL</sub>	Output Low Voltage	5			0.2	V	$V_{CC}=V_{CC}Min., \\ V_{CCQ}=V_{CCQ}Min., \\ I_{OL}=100\mu A$
V <sub>OH</sub>	Output High Voltage	5	V <sub>CCQ</sub> -0.2			V	V <sub>CC</sub> =V <sub>CC</sub> Min., V <sub>CCQ</sub> =V <sub>CCQ</sub> Min., I <sub>OH</sub> =-100µA
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout during Normal Operations	3,5,6			0.4	V	
V <sub>PPH1</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, Program or OTP Program Operations	6	1.65	3.0	3.6	V	
V <sub>PPH2</sub>	V <sub>PP</sub> during Block Erase, Full Chip Erase, Program or OTP Program Operations		11.7	12.0	12.3	V	
V <sub>LKO</sub>	V <sub>CC</sub> Lockout Voltage		1.5			V	

 $V_{cc} = 2.7 V_{-3} 6 V$ 

NOTES:

SHARP

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at  $V_{CC}$ =3.0V,  $V_{CCO}$ =3.0V and  $T_A$ =+25°C unless  $V_{CC}$  is specified.

 I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or program is executed while in block erase suspend mode, the device's current draw is the sum of I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>. If read is executed while in program suspend mode, the device's current draw is the sum of  $I_{CCWS}$  and  $I_{CCR}$ . 3. Block erase, full chip erase, program and OTP program are inhibited when  $V_{PP} \leq V_{PPLK}$ , and not guaranteed in the range

between V<sub>PPLK</sub>(max.) and V<sub>PPH1</sub>(min.), between V<sub>PPH1</sub>(max.) and V<sub>PPH2</sub>(min.), and above V<sub>PPH2</sub>(max.).

4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle completion. Standard address access timings (t<sub>AVOV</sub>) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6.  $V_{PP}$  is not used for power supply pin. With  $V_{PP} \leq V_{PPLK}$ , block erase, full chip erase, program and OTP program cannot be executed and should not be attempted.

Applying 12.0V±0.3V to V<sub>PP</sub> provides fast erasing or fast programming mode. In this mode, V<sub>PP</sub> is power supply pin and supplies the memory cell current for block erasing and programming. Use similar power supply trace widths and layout considerations given to the  $V_{CC}$  power bus.

Applying 12.0V±0.3V to V<sub>PP</sub> during erase/program can only be done for a maximum of 1,000 cycles on each block. V<sub>PP</sub> may be connected to  $12.0V\pm0.3V$  for a total of 80 hours maximum.

7. For all pins other than those shown in test conditions, input level is V<sub>CCO</sub> or GND.

# 1.2.4 AC Characteristics - Read-Only Operations<sup>(1)</sup>

### $V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to +85°C

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Read Cycle Time		90		ns
t <sub>AVQV</sub>	Address to Output Delay			90	ns
t <sub>ELQV</sub>	CE# to Output Delay	3		90	ns
t <sub>GLQV</sub>	OE# to Output Delay	3		20	ns
t <sub>PHQV</sub>	RST# High to Output Delay			150	ns
t <sub>EHQZ</sub> , t <sub>GHQZ</sub>	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	2	0		ns
t <sub>GLQX</sub>	OE# to Output in Low Z	2	0		ns
t <sub>OH</sub>	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to  $t_{ELQV}$  —  $t_{GLQV}$  after the falling edge of CE# without impact to  $t_{ELQV}$ .



LHF00L13

19

## 1.2.5 AC Characteristics - Write Operations<sup>(1), (2)</sup>

$V_{CC}$ =2.7V-3.6V, $T_{A}$ =-40°C to	+85°C
--	-------

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>AVAV</sub>	Write Cycle Time		90		ns
t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RST# High Recovery to WE# (CE#) Going Low	3	150		ns
t <sub>ELWL</sub> (t <sub>WLEL</sub> )	CE# (WE#) Setup to WE# (CE#) Going Low		0		ns
t <sub>WLWH</sub> (t <sub>ELEH</sub> )	WE# (CE#) Pulse Width	4	60		ns
t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High	8	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High	8	50		ns
t <sub>WHEH</sub> (t <sub>EHWH</sub> )	CE# (WE#) Hold from WE# (CE#) High		0		ns
t <sub>WHDX</sub> (t <sub>EHDX</sub> )	Data Hold from WE# (CE#) High		0		ns
t <sub>WHAX</sub> (t <sub>EHAX</sub> )	Address Hold from WE# (CE#) High		0		ns
t <sub>WHWL</sub> (t <sub>EHEL</sub> )	WE# (CE#) Pulse Width High	5	30		ns
t <sub>SHWH</sub> (t <sub>SHEH</sub> )	WP# High Setup to WE# (CE#) Going High	3	0		ns
t <sub>VVWH</sub> (t <sub>VVEH</sub> )	V <sub>PP</sub> Setup to WE# (CE#) Going High	3	200		ns
t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read		30		ns
t <sub>QVSL</sub>	WP# High Hold from Valid SRD	3, 6	0		ns
t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD	3, 6	0		ns
t <sub>WHR0</sub> (t <sub>EHR0</sub> )	WE# (CE#) High to SR.7 Going "0"	3,7		$t_{AVQV^+}$ 50	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t<sub>WP</sub>) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of

CE# or WE# (whichever goes high first). Hence,  $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$ . 5. Write pulse width high ( $t_{WPH}$ ) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence,  $t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}$ . 6.  $V_{PP}$  should be held at  $V_{PP}=V_{PPH1/2}$  until determination of block erase, full chip erase, program or OTP program success

(SR.1/3/4/5=0).

7.  $t_{WHR0}$  ( $t_{EHR0}$ ) after the Read Query or Read Identifier Codes/OTP command= $t_{AVOV}$ +100ns.

8. Refer to Table 4 for valid address and data for block erase, full chip erase, program, OTP program or lock bit configuration.





LHF00L13



### 1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance<sup>(3)</sup>

Symbol	Parameter	Notes	V <sub>PP</sub> =V <sub>PPH1</sub> (In System)		V <sub>PP</sub> =V <sub>PPH2</sub> (In Manufacturing)			Unit	
			Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	Min.	Typ. <sup>(1)</sup>	Max. <sup>(2)</sup>	
t <sub>WPB</sub>	4-Kword Parameter Block Program Time	2		0.05	0.3		0.04	0.12	s
t <sub>WMB1</sub>	32-Kword Block Program Time	2		0.34	2.4		0.31	1.0	s
t <sub>WMB2</sub>	64-Kword Block Program Time	2		0.68	4.8		0.62	2.0	s
t <sub>WHQV1</sub> / t <sub>EHQV1</sub>	Word Program Time	2		10	200		9	185	μs
t <sub>WHOV1</sub> / t <sub>EHOV1</sub>	OTP Program Time	2		36	400		27	185	μs
t <sub>WHQV2</sub> / t <sub>EHQV2</sub>	4-Kword Parameter Block Erase Time	2		0.26	4		0.2	4	S
t <sub>WHQV3</sub> / t <sub>EHQV3</sub>	32-Kword Block Erase Time	2		0.51	5		0.5	5	S
t <sub>WHQV4</sub> / t <sub>EHQV4</sub>	64-Kword Block Erase Time	2		0.82	8		0.8	8	s
	Full Chip Erase Time	2		40	350		33	350	s
t <sub>WHRH1</sub> / t <sub>EHRH1</sub>	Program Suspend Latency Time to Read	4		5	10		5	10	μs
t <sub>WHRH2</sub> / t <sub>EHRH2</sub>	Block Erase Suspend Latency Time to Read	4		5	20		5	20	μs
t <sub>ERES</sub>	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	500			500			μs

 $V_{CC}$ =2.7V-3.6V,  $T_A$ =-40°C to +85°C

NOTES:

1. Typical values measured at  $V_{CC}$ =3.0V,  $V_{PP}$ =3.0V or 12.0V, and  $T_A$ =+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t<sub>ERES</sub> and its sequence is repeated, the block erase operation may not be finished.

### LHF00L13

### 2 Related Document Information<sup>(1)</sup>

Document No.	Document Name
FUM03802	LHF00LXX series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

3 Package and packing specification
[Amplicability]
[Applicability] This specification applies to IC package of the LEAD-FREE delivered as a standard specification.
This specification applies to ite package of the LEAD-FREE derivered as a standard specification.
1.Storage Conditions.
1-1. Storage conditions required before opening the dry packing.
• Normal temperature : $5 \sim 40^{\circ}$ C
• Normal humidity : 80% (Relative humidity) max.
"Humidity" means "Relative humidity"
an olden have det - the address of the address of the test - test
1-2. Storage conditions required after opening the dry packing.
In order to prevent moisture absorption after opening, ensure the following storage
conditions apply:
(1) Storage conditions for one-time soldering. (Convection reflow <sup>*1</sup> , IR/Convection reflow. <sup>*1</sup> ,
or Manual soldering. )
• Temperature : $5 \sim 25^{\circ}$ C
• Humidity : 60% max.
• Period : 72 hours max. after opening.
(2) Storage conditions for two-time soldering. (Convection reflow <sup>1</sup> , IR/Convection reflow. <sup>1</sup> )
a. Storage conditions following opening and prior to performing the 1st reflow.
• Temperature : $5 \sim 25^{\circ}$ C
• Humidity : 60% max.
• Period : 72 hours max. after opening.
<ul> <li>b. Storage conditions following completion of the 1st reflow and prior to performing the 2nd reflow.</li> </ul>
• Temperature : $5 \sim 25^{\circ}$
• Humidity : 60% max.
• Period : 72 hours max. after completion of the 1st reflow.
<sup>1</sup> :Air or nitrogen environment.
1-3. Temporary storage after opening.
To re-store the devices before soldering, do so only once and use a dry box or place desiccant
(with a blue humidity indicator) with the devices and perform dry packing again using
heat-sealing.
The storage period, temperature and humidity must be as follows :
(1) Storage temperature and humidity.
※1 : External atmosphere temperature and humidity of the dry packing.
First security of the barry
First opening $4$ X1 $\longrightarrow$ Re sealing $4$ Y $\longrightarrow$ Re opening $4$ X2 $\longrightarrow$ Mounting
%1 Temperature : 5~40℃ 5~25℃ %1 5~40℃ 5~25℃
Humidity : 80% max. 60% max. 60% max. 60% max.
(2) Storage period.
• $X1+X2$ : Refer to Section 1-2(1) and (2)a, depending on the mounting method.
• Y : Two weeks max.

- 2. Baking Condition.
  - (1) Situations requiring baking before mounting.
    - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
    - · Humidity indicator in the desiccant was already red (pink) when opened.
    - ( Also for re-opening.)
  - (2) Recommended baking conditions.
    - Baking temperature and period :
      - 120°C for 16 $\sim$ 24 hours.
    - · The above baking conditions apply since the trays are heat-resistant.
  - (3) Storage after baking.
    - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3. Surface mount conditions.
  - The following soldering condition are recommended to ensure device quality.
- 3-1.Soldering.
- Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
  - · Temperature and period :
    - A) Peak temperature.
- 250°C max.
- B) Heating temperature.
- C) Preheat temperature.
- D) Temperature increase rate.
- · Measuring point : IC package surface.
- Temperature profile:
- 40 to 60 seconds as  $220^{\circ}$ C It is 150 to 200°C, and is  $120\pm30$  seconds It is 1 to  $3^{\circ}$ C/seconds



S

-

<ul> <li>Manual soldering (soldering iron Soldering iron should only touc</li> <li>Temperature and period 350°C max. for 3 sec (Soldering iron should</li> <li>Measuring point : Solde</li> </ul>	th the IC's outer leads. : onds / pin max. d only touch the IC's outer leads.)	
<ul> <li>4. Condition for removal of residual flax</li> <li>(1) Ultrasonic washing power : 25 wa</li> <li>(2) Washing time : Total 1 minute ma</li> <li>(3) Solvent temperature : 15~40°C</li> </ul>	tts / liter max.	
<ol> <li>Package outline specification.</li> <li>Refer to the attached drawing.</li> <li>(Plastic body dimensions do not inclu The contents of LEAD-FREE TYPE</li> </ol>	ude burr of resin.) application of the specifications. (*2)	
	<ul> <li>Denotes the production ref. code</li> <li>Denotes the production week. (0</li> <li>Denotes the production year. (La</li> </ul>	$(1 \sim 3 \text{ digits}).$ $(1 \cdot 02 \cdot \sim \cdot 52 \cdot 53)$
	ed drawing. ecify the size of the marking character and REE TYPE application of the specificatio	
LEAD FINISH or BALL TYPE	LEAD-FREE TYPE (Sn-Bi)	]
DATE CODE	They are those with an underline under YYWW XXX	
The word of "LEAD FREE" is printed on the packing label	Printed	



20040310

28

7.Packing Specifications (Dry packing for surface mount packages.) 7-1.Packing materials.

Material name	Material specifications	Purpose
Inner carton	Cardboard (960 devices / inner carton max.)	Packing the devices. (10 trays / inner carton)
Tray	Conductive plastic (96 devices / tray)	Securing the devices.
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.
Laminated aluminum bag	Aluminum polyethylene	Keeping the devices dry.
Desiccant	Silica gel	Keeping the devices dry.
Label	Paper	Indicates part number, quantity, and packed date.
PP band	Polypropylene (3 pcs. / inner carton )	Securing the devices.
Outer carton	Cardboard (3840 devices / outer carton max.)	Outer packing.

( Devices must be placed on the tray in the same direction.)

7-2.Outline dimension of tray.

Refer to the attached drawing.

7-3.Outline dimension of carton.

Refer to the attached drawing.

#### 8. Precautions for use.

- Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment. If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted the devices within one year of the date of delivery.





S

G





32

### A-1 RECOMMENDED OPERATING CONDITIONS

### A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



Figure A-1. AC Timing at Device Power-Up

For the AC specifications  $t_{VR}$ ,  $t_R$ ,  $t_F$  in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

### A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t <sub>VR</sub>	V <sub>CC</sub> Rise Time	1	0.5	30000	μs/V
t <sub>R</sub>	Input Signal Rise Time			1	μs/V
t <sub>F</sub>	Input Signal Fall Time	1, 2		1	μs/V

#### NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

### A-1.2 Glitch Noises

Do not input the glitch noises which are below  $V_{IH}$  (Min.) or above  $V_{IL}$  (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



# A-2 RELATED DOCUMENT INFORMATION<sup>(1)</sup>

Document No.	Document Name
AP-001-SD-E	Flash Memory Family Software Drivers
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory
AP-007-SW-E	RP#, V <sub>PP</sub> Electric Potential Switching Circuit

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

#### SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

# **SHARP**®

#### NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

#### TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

#### CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

#### No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

#### EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

#### SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

#### HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

#### JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

#### KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819