Data Sheet, Version 1.7, 2007-02-26

TDA5250 D2 ASK/FSK 868MHz Wireless Transceiver

Wireless Components



Never stop thinking.

Edition 2007-02-26

Published by Infineon Technologies AG, Am Campeon 1-12, D-85579 Neubiberg, Germany © Infineon Technologies AG 3/7/07. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

TDA5250 D2 ASK/FSK 868MHz Wireless Transceiver

Wireless Components



Never stop thinking.

Data Sheet

Revision History:		2007-02-26	TDA5250 D2	
Previous Version:		V1.6 as of July 2002		
Page	Subjects ((major changes since last revision)		
5	indication	of the Ordering Code		
5, 10	correction	of the Package Name		
79 indication		of the ESD-integrity values		

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com

ABM[®], AOP[®], ARCOFI[®], ARCOFI[®]-BA, ARCOFI[®]-SP, DigiTape[®], EPIC[®]-1, EPIC[®]-S, ELIC[®], FALC[®]54, FALC[®]56, FALC[®]-E1, FALC[®]-LH, IDEC[®], IOM[®], IOM[®]-1, IOM[®]-2, IPAT[®]-2, ISAC[®]-P, ISAC[®]-S, ISAC[®]-S TE, ISAC[®]-P TE, ITAC[®], IWE[®], MUSAC[®]-A, OCTAT[®]-P, QUAT[®]-S, SICAT[®], SICOFI[®], SICOFI[®]-2, SICOFI[®]-4, SICOFI[®]-4,

ACE[™], ASM[™], ASP[™], POTSWIRE[™], QuadFALC[™], SCOUT[™] are trademarks of Infineon Technologies AG.

Controller Area Network (CAN): License of Robert Bosch GmbH



ASK/FSK 868MHz Wireless Transceiver TDA5250 D2

Product Info

General Description

The IC is a low power consumption single chip FSK/ASK Transceiver for half duplex low datarate communication in the 868-870MHz band. The IC offers a very high level of integration and needs only a few external components. It contains a highly efficient power amplifier, a low noise amplifier (LNA) with AGC, a double balanced mixer, a complex direct conversion stage, I/ Q limiters with RSSI generation, an FSK demodulator, a fully integrated VCO and PLL synthesizer, a tuneable crystal oscillator, an onboard data filter, a data comparator (slicer), positive and negative peak detectors, a data rate detection circuit and a 2/3-wire bus interface. Additionally there is a power down feature to save battery power.



Features

- Low supply current (I_s = 9mA typ. receive, I_s = 12mA typ. transmit mode)
- Supply voltage range 2.1 5.5V
- Power down mode with very low supply current consumption
- FSK and ASK modulation and demodulation capability
- Fully integrated VCO and PLL synthesizer and loop filter on-chip with on chip crystal oscillator tuning
- I²C/3-wire µController Interface

Application

- Low Bitrate Communication Systems
- Keyless Entry Systems
- Remote Control Systems

- On-chip low pass channel select filter and data filter with tuneable bandwidth
- Data slicer with self-adjusting threshold and 2 peak detectors
- FSK sensitivity <-109dBm, ASK sensitivity
 -109dBm
- Transmit power up to +13dBm
- Datarates up to 64kBit/s Manchester encoded
- Self-polling logic with ultra fast data rate detection
- Alarm Systems
- Telemetry Systems
- Electronic Metering
- Home Automation Systems

Туре	Ordering Code	Package
TDA5250 D2	SP000012956	<dev_package1></dev_package1>



Table of Contents

page

1	Product Description	9
1.1	Overview	9
1.2	Features	9
1.3	Application	10
1.4	Package Outlines	10
2	Functional Description	11
2.1	Pin Configuration	11
2.2	Pin Definitions and Functions	12
2.3	Functional Block Diagram	18
2.4	Functional Block Description	19
2.4.1	Power Amplifier (PA)	19
2.4.2	Low Noise Amplifier (LNA)	19
2.4.3	Downconverter 1 st Mixer	19
2.4.4	Downconverter 2 nd I/Q Mixers	19
2.4.5	PLL Synthesizer	20
2.4.6	I/Q Filters	20
2.4.7	I/Q Limiters	20
2.4.8	FSK Demodulator	21
2.4.9	Data Filter	21
2.4.10	Data Slicer	22
2.4.11	Peak Detectors	22
2.4.12	Crystal Oscillator	22
2.4.13	Bandgap Reference Circuitry & Powerdown	22
2.4.14	Timing and Data Control Unit	23
2.4.15	Bus Interface and Register Definition	24
2.4.16	Wakeup Logic	32
2.4.17	Data Valid Detection, Data Pin	33
2.4.18	Sequence Timer	34
2.4.19	Clock Divider	36
2.4.20	RSSI and Supply Voltage Measurement	37
3	Application	39
3.1	LNA and PA Matching	39
3.1.1	RX/TX Switch	39
3.1.2		Switch in
	RX-Mode	39
3.1.3		Switch in



Table of Contents

page

	TX-Mode	42
3.1.4	Power-Amplifier	44
3.2	Crystal Oscillator	50
3.2.1	Synthesizer Frequency setting	53
3.2.2	Transmit/Receive ASK/FSK Frequency Assignment	53
3.2.3 3.2.4	Parasitics	56 57
3.2.4	FSK-switch modes	57
3.2.6	Finetuning and FSK modulation relevant registers	58
3.2.7	Chip and System Tolerances	59
3.3	IQ-Filter	60
3.4	Data Filter	61
3.5	Limiter and RSSI	62
3.6	Data Slicer - Slicing Level	64
3.6.1	RC Integrator	64
3.6.2	Peak Detectors	65
3.6.3	Peak Detector - Analog output signal	67
3.6.4	Peak Detector – Power Down Mode	67
3.7 3.7.1	Data Valid Detection	68 70
3.7.1	Frequency Window for Data Rate Detection	70
3.8	Calculation of ON_TIME and OFF_TIME	71
3.9	Example for Self Polling Mode	72
3.10 3.10.1	Sensitivity Measurements	73 73
3.10.1	Test Setup	75
3.10.3	BER performance depending on Supply Voltage	76
3.10.4	Datarates and Sensitivity	76
3.10.5	Sensitivity at Frequency Offset	77
3.11	Default Setup	78
4	Reference	79
4.1	Electrical Data	79
4.1.1	Absolute Maximum Ratings	79
4.1.2	Operating Range	79
4.1.3	AC/DC Characteristics	80
4.1.4	Digital Characteristics	83



page

Table of Contents

4.2	Test Circuit	86
4.3	Test Board Layout	87
4.4	Bill of Materials	88



Product Description

1 **Product Description**

1.1 Overview

The IC is a low power consumption single chip FSK/ASK Transceiver for the frequency band 868-870 MHz. The IC combines a very high level of integration and minimum external part count. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesizer, a crystal oscillator with FSK modulator, a limiter with RSSI generator, an FSK demodulator, a data filter, a data comparator (slicer), a positive and a negative data peak detector, a highly efficient power amplifier and a complex digital timing and control unit with I²C/3-wire microcontroller interface. Additionally there is a power down feature to save battery power.

The transmit section uses direct ASK modulation by switching the power amplifier, and crystal oscillator detuning for FSK modulation. The necessary detuning load capacitors are external. The capacitors for fine tuning are integrated. The receive section is using a novel single-conversion/ direct-conversion scheme that is combining the advantages of both receive topologies. The IF is contained on the chip, no RF channel filters are necessary as the channel filter is also on the chip.

The self-polling logic can be used to let the device operate autonomously as a master for a decoding microcontroller.

1.2 Features

- Low supply current (I_S = 9 mA typ. receive, I_S = 12mA typ. transmit mode, both at 3 V supply voltage, 25°C)
- Supply voltage range 2.1 V to 5.5 V
- Operating temperature range -40°C to +85°C
- Power down mode with very low supply current consumption
- FSK and ASK modulation and demodulation capability without external circuitry changes, FM demodulation capability
- Fully integrated VCO and PLL synthesizer and loop filter on-chip with on-chip crystal oscillator tuning, therefore no additional external components necessary
- Differential receive signal path completely on-chip, therefore no external filters are necessary
- On-chip low pass channel select and data filter with tuneable bandwith
- Data slicer with self-adjusting threshold and 2 peak detectors
- Self-polling logic with adjustable duty cycle and ultrafast data rate detection and timer mode providing periodical interrupt
- FSK and ASK sensitivity < -109 dBm
- Adjustable LNA gain
- Digital RSSI and Battery Voltage Readout
- Provides Clock Out Pin for external microcontroller
- Transmit power up to +13 dBm in 50 Ω load at 5V supply voltage
- Maximum datarate up to 64 kBaud Manchester encoded
- I²C/3-wire microcontroller interface, working at max. 400kbit/s
- meets the ETSI EN300 220 regulation and CEPT ERC 7003 recommendation



Product Description

1.3 Application

- Low Bitrate Communication Systems
- Keyless Entry Systems
- Remote Control Systems
- Alarm Systems
- Telemetry Systems
- Electronic Metering
- Home Automation Systems

1.4 Package Outlines



Figure 1-1 PG-TSSOP-38 package outlines



2 Functional Description

2.1 Pin Configuration







2.2 Pin Definitions and Functions

Table 2	-1 Pin Det	finition and Function	
Pin No.	Symbol	Equivalent I/O-Schematic	Function
1	VCC		Analog supply (antiparallel diodes between VCC, VCC1, VDD)
2	BUSMODE		Bus mode selection (I ² C/3 wire bus mode selection)
3	LF		Loop filter and VCO control voltage
4	ASKFSK		ASK/FSK- mode switch input



















30	GND	see Pin 8	Analog ground
31	CQ2x	31 Stage1:Vcc-630mV Stage2: Vcc-560mV	Pin for external Capacitor Q-channel, stage 2
32	CQ2	II	Q-channel, stage 2
33	Cl2x	I	I-channel, stage 2
34	CI2	II	I-channel, stage 2
35	CQ1x	II	Q-channel, stage 1
36	CQ1	II	Q-channel, stage 1
37	Cl1x	II	I-channel, stage 1
38	CI1	I	I-channel, stage 1











2.4 Functional Block Description

2.4.1 Power Amplifier (PA)

The power amplifier is operating in C-mode. It can be used in either high or low power mode. In high-power mode the transmit power is approximately +13dBm into 50 Ohm at 5V and +4dBm at 2.1V supply voltage. In low power mode the transmit power is approximately -7dBm at 5V and - 32dBm at 2.1V supply voltage using the same matching network. The transmit power is controlled by the **D0**-bit of the **CONFIG** register (subaddress 00H) as shown in the following **Table 2-2**. The default output power mode is high power mode.

Table 2	Cable 2-2 Sub Address 00H: CONFIG				
Bit	Function	Description	Default		
D0	PA_PWR	0= low TX Power, 1= high TX Power	1		

In case of ASK modulation the power amplifier is turned fully on and off by the transmit baseband data, i.e. 100% On-Off-Keying.

2.4.2 Low Noise Amplifier (LNA)

The LNA is an on-chip cascode amplifier with a voltage gain of 15 to 20dB and symmetrical inputs. It is possible to reduce the gain to 0 dB via logic.

Table 2	Cable 2-3 Sub Address 00H: CONFIG				
Bit	Function	Description	Default		
D4	LNA_GAIN	0= low Gain, 1= high Gain	1		

2.4.3 Downconverter 1st Mixer

The Double Balanced 1st Mixer converts the input frequency (RF) in the range of 868-870 MHz down to the intermediate frequency (IF) at approximately 290MHz. The local oscillator frequency is generated by the PLL synthesizer that is fully implemented on-chip as described in **Section 2.4.5**. This local oscillator operates at approximately 1157MHz in receive mode providing the above mentioned IF frequency of 290MHz. The mixer is followed by a low pass filter with a corner frequency of approximately 350MHz in order to prevent RF and LO signals from appearing in the 290MHz IF signal.

2.4.4 Downconverter 2nd I/Q Mixers

The Low pass filter is followed by 2 mixers (inphase I and quadrature Q) that convert the 289MHz IF signal down to zero-IF. These two mixers are driven by a signal that is generated by dividing the local oscillator signal by 4, thus equalling the IF frequency.



2.4.5 PLL Synthesizer

The Phase Locked Loop synthesizer consists of two VCOs (i.e. transmit and receive VCO), a divider by 4, an asynchronous divider chain with selectable overall division ratio, a phase detector with charge pump and a loop filter and is fully implemented on-chip. The VCOs are including spiral inductors and varactor diodes. The center frequency of the transmit VCO is 868MHz, the center frequency of the receive VCO is 1156MHz.

Generally in receive mode the relationship between local oscillator frequency f_{OSC} , the receive RF frequency f_{RF} and the IF frequency f_{IF} and thus the frequency that is applied to the I/Q Mixers is given in the following formula:

 $f_{OSC} = 4/3 f_{RF} = 4 f_{IF}$

[2 – 1]

The VCO signal is applied to a divider by 4 which is producing approximately 289MHz signals in quadrature. The overall division ratio of the divider chain following the divider by 4 is 12 in transmit mode and 16 in receive mode as the nominal crystal oscillator frequency is 18.083MHz. The division ratio is controlled by the RxTx pin (pin 5) and the **D10** bit in the **CONFIG** register.

2.4.6 I/Q Filters

The I/Q IF to zero-IF mixers are followed by baseband 6th order low pass filters that are used for RF-channel filtering.



iq_filter.wmf

Figure 2-3 One I/Q Filter stage

The bandwidth of the filters is controlled by the values set in the filter-register. It can be adjusted between 50 and 350kHz in 50kHz steps via the bits D1 to D3 of the **LPF** register (subaddress 03H).

2.4.7 I/Q Limiters

The I/Q Limiters are DC coupled multistage amplifiers with offset-compensating feedback circuit and an overall gain of approximately 80dB each in the frequency range of 100Hz up to 350kHz. Receive Signal Strength Indicator (RSSI) generators are included in both limiters which produce DC voltages that are directly proportional to the input signal level in the respective channels. The resulting I- and Q-channel RSSI-signals are summed to the nominal RSSI signal.



2.4.8 FSK Demodulator

The output differential signals of the I/Q limiters are fed to a quadrature correlator circuit that is used to demodulate frequency shift keyed (FSK) signals. The demodulator gain is 2.4mV/kHz, the maximum frequency deviation is ±300kHz as shown in **Figure 2-4** below.

The demodulated signal is applied to the ASK/FSK mode switch which is connected to the input of the data filter. The switch can be controlled by the **ASKFSK** pin (pin 4) and via the D11 bit in the CONFIG register.

The modulation index m must be significantly larger than 2 and the deviation at least larger than 25kHz for correct demodulation of the signal.



Figure 2-4 Quadricorrelator Demodulation Characteristic

2.4.9 Data Filter

The 2-pole data filter has a Sallen-Key architecture and is implemented fully on-chip. The bandwidth can be adjusted between approximately 5kHz and 102kHz via the bits **D4** to **D7** of the **LPF** register as shown in **Table 3-10**.





data_filter.wmf

Figure 2-5 Data Filter architecture

2.4.10 Data Slicer

The data slicer is a fast comparator with a bandwidth of 100kHz. The self-adjusting threshold is generated by a RC-network (LPF) or by use of one or both peak detectors depending on the baseband coding scheme as described in **Section 3.6**. This can be controlled by the **D15** bit of the **CONFIG** register as shown in the following table.

Table 2	Table 2-4 Sub Address 00H: CONFIG				
Bit	Function	Description	Default		
D15	SLICER	0= Lowpass Filter, 1= Peak Detector	0		

2.4.11 Peak Detectors

Two separate Peak Detectors are available. They are generating DC voltages in a fast-attack and slow-release manner that are proportional to the positive and negative peak voltages appearing in the data signal. These voltages may be used to generate a threshold voltage for non-Manchester encoded signals, for example. The time-constant of the fast-attack/slow-release action is determined by the RC network with external capacitor.

2.4.12 Crystal Oscillator

The reference oscillator is an NIC oscillator type (Negative Impedance Converter) with a crystal operating in serial resonance. The nominal operating frequency of 18.083MHz and the frequencies for FSK modulation can be adjusted via 3 external capacitors. Via microcontroller and bus interface the chip-internal capacitors can be used for finetuning of the nominal and the FSK modulation frequencies. This finetuning of the crystal oscillator allows to eliminate frequency errors due to crystal or component tolerances.

2.4.13 Bandgap Reference Circuitry & Powerdown

A Bandgap Reference Circuit provides a temperature stable 1.2V reference voltage for the device. A power down mode is available to switch off all subcircuits that are controlled by the bidirectional Powerdown&DataDetect **PwdDD** pin (pin 27) as shown in the following table. Powerdown mode can either be activated by pin 27 or bit D14 in register 00h. In powerdown mode also pin 28 (DATA) is affected (see **Section 2.4.17**).



Table 2-5 PwdDD Pin Operating States	
PwdDD	Operating State
VDD	Powerdown Mode
Ground/VSS	Device On

2.4.14 Timing and Data Control Unit

The timing and data control unit contains a wake-up logic unit, an $l^2C/3$ -wire microcontroller interface, a "data valid" detection unit and a set of configuration registers as shown in the subsequent figure.



logic.wmf

Figure 2-6Timing and Data Control Unit

The I²C / 3-wire Bus Interface gives an external microcontroller full control over important system parameters at any time.

It is possible to set the device in three different modes: Slave Mode, Self Polling Mode and Timer Mode. This is done by a state machine which is implemented in the WAKEUP LOGIC unit. A detailed description is given in **Section 2.4.16**.



The DATA VALID DETECTOR contains a frequency window counter and an RSSI threshold comparator. The window counter uses the incoming data signal from the data slicer as the gating signal and the crystal oscillator frequency as the timebase to determine the actual datarate. The result is compared with the expected datarate.

The threshold comparator compares the actual RSSI level with the expected RSSI level.

If both conditions are true the **PwdDD** pin is set to LOW in self polling mode as you can see in **Section 2.4.16**. This signal can be used as an interrupt for an external μ P. Because the **PwdDD** pin is bidirectional and open drain driven by an internal pull-up resistor it is possible to apply an external LOW thus enabling the device.

2.4.15 Bus Interface and Register Definition

The TDA5250 supports the I²C bus protocol (2 wire) and a 3-wire bus protocol. Operation is selectable by the **BusMode** pin (pin 2) as shown in the following table. All bus pins (BusData, BusCLK, **EN**, BusMode) have a Schmitt-triggered input stage. The BusData pin is bidirectional where the output is open drain driven by an internal $15k\Omega$ pull up resistor.

Table 2-6 Bus I	nterface Format			
Function	BusMode	EN	BusCLK	BusData
I ² C Mode	Low	High= inactive,	Clock input	Data in/out
3-wire Mode	High	Low= active		



i2c_3w_bus.wmf

Figure 2-7 Bus Interface

Note: The Interface is able to access the internal registers at any time, even in POWER DOWN mode. There is no internal clock necessary for Interface operation.

I²C Bus Mode

In this mode the **BusMode** pin (pin 2) = LOW and the \overline{EN} pin (pin 24) = LOW.



Data Transition:

Data transition on the pin BusData can only occur when BusCLK is LOW. BusData transitions while BusCLK is HIGH will be interpreted as start or stop condition.

Start Condition (STA):

A start condition is defined by a HIGH to LOW transition of the BusData line while BusCLK is HIGH. This start condition must precede any command and initiate a data transfer onto the bus.

Stop Condition (STO):

A stop condition is defined by a LOW to HIGH transition of the BusData line while BusCLK is HIGH. This condition terminates the communication between the devices and forces the bus interface into the initial state.

Acknowledge (ACK):

Indicates a successful data transfer. The transmitter will release the bus after sending 8 bit of data. During the 9th clock cycle the receiver will set the SDA line to LOW level to indicate it has received the 8 bits of data correctly.

Data Transfer Write Mode:

To start the communication, the bus master must initiate a start condition (STA), followed by the 8bit chip address. The chip address for the TDA5250 is fixed as "1110000" (MSB at first). The last bit (LSB=A0) of the chip address byte defines the type of operation to be performed:

A0=0, a write operation is selected and A0=1 a read operation is selected.

After this comparison the TDA5250 will generate an ACK and awaits the desired sub address byte (00H...0FH) and data bytes. At the end of the data transition the master has to generate the stop condition (STO).

Data Transfer Read Mode:

To start the communication in the read mode, the bus master must initiate a start condition (STA), followed by the 8 bit chip address (write: A0=0), followed by the sub address to read (80H, 81H), followed by the chip address (read: A0=1). After that procedure the data of the selected register (80H, 81H) is read out. During this time the data line has to be kept in HIGH state and the chip sends out the data. At the end of data transition the master has to generate the stop condition (STO).

Table 2-7	C	hip ad	dress	Orga	nizatio	on		
MSB							LSB	Function
1	1	1	0	0	0	0	0	Chip Address Write
1	1	1	0	0	0	0	1	Chip Address Read

Bus Data Format in I²C Mode



Tab	ole 2-	-8		<mark>ا</mark> 2	CI	Bu	s V	Vrite	Мос	le 8	Bit																	
	MSB		CH	IIP A (WF			5	LSB		MSB				ESS (DH, 0		,	LSB		MSB			0	ΑΤΑ	IN		LSB		
STA	1	1	1	0	0	0	0	0	ACK	S7	S6	S5	S4	S3	S2	S1	S0	ACK	D7	D6	D5	D4	D3	D2	D1	D0	ACK	STO

Tak	ole 2	2-9	9		²	CE	Bus	5 W	rite	Мо	de	16 E	Bit														
	MSB	(CHI	P AI	DDR	ESS	(WR	ITE)	LSB		MSB				ESS (\ DH, 01		'	LSB		MSB		C	ΑΤΑ	A IN	LSB		
STA	1	1	1	1	0	0	0	0	0	ACK	S7	S6	S5	S4	S3	S2	S1	S0	ACK	D15	 D8	ACK	D7	D6	 D0	ACK	STO

Tal	ole	2-′	10		l ² C	B	us	Rea	ad N	/lod	е																	
	MSB	CH	IIP /	ADDI	RESS	6 (WF	RITE)	LSB		MSB	S	UB A		ESS (, 81H	REAI	D)	LSB			MSB	СН	IIP A	DDR	ESS	(RE	AD)	LSB	
STA	1	1	1	0	0	0	0	0	ACK	S7	S6	S5	S4	S3	S2	S1	S0	ACK	STA	1	1	1	0	0	0	0	1	ACK

Table 2-10) I ² C E	Bus Read	Mode (co	ontinued)											
MSB		DATA OUT FROM SUB ADDRESS LSB													
R7	R6	R5	R4	R3	R2	R1	R0	ACK*	STO						

* mandatory HIGH

3-wire Bus Mode

In this mode pin 2 (BusMode)= HIGH and Pin 16 (BusData) is in the data input/output pin. Pin 24 (\overline{EN}) is used to activate the bus interface to allow the transfer of data to / from the device. When pin 24 (EN) is inactive (HIGH), data transfer is inhibited.

Data Transition:

Data transition on pin 16 (BusData) can only occur if the clock BusCLK is LOW. To perform a data transfer the interface has to be enabled. This is done by setting the EN line to LOW. A serial transfer is done via BusData, BusCLK and EN. The bit stream needs no chip address.

Data Transfer Write Mode:

To start the communication the $\overline{\text{EN}}$ line has to be set to LOW. The desired sub address byte and data bytes have to follow. The subaddress (00H...0FH) determines which of the data bytes are transmitted. At the end of data transition the $\overline{\text{EN}}$ must be HIGH.

Data transfer Read Mode:

To start the communication in the read mode, the $\overline{\text{EN}}$ line has to be set to LOW followed by the sub address to read (80H, 81H). Afterwards the device is ready to read out data. At the end of data transition $\overline{\text{EN}}$ must be HIGH.



Bus Data Format 3-wire Bus Mode

Table	2-11	3-w	ire Bu	s Writ	te Mod	le									
MSB	;	SUB A	DDR	ESS (V	VRITE)	LSB	MSB	[DATA	IN X	0 (X=	7 or 1	5)	LSB
	()0H()8H, 0	DH, 0I	EH,0F	Н									
S7	S6	S5	S4	S3	S2	S1	S0	DX		D5	D4	D3	D2	D1	D0

Table	2-12	3-w	ire Bu	s Rea	d Moc	le									
MSB		SUB /	ADDR	ESS (READ)	LSB	MSB		DA		UT FR	OM		LSB
			80H	, 81H						S	UB AD	DRE	SS		
	S6	S5	S4	S3	S2	0.4	S0	R7	R6	R5	R4	R3	R2	D 4	R0

Register Definition

Sub Addresses Overview



register_overview.wmf

Figure 2-8 Sub Addresses Overview



Subaddress Organization

Table	2-1	3	Su	b A	ddr	ess	es of I	Data F	Registers Write)	
MSB							LSB	HEX	Function	Description	Bit Length
0	0	0	0	0	0	0	0	00h	CONFIG	General definition of status bits	16
0	0	0	0	0	0	0	1	01h	FSK	Values for FSK-shift	16
0	0	0	0	0	0	1	0	02h	XTAL_TUNING	Nominal frequency	16
0	0	0	0	0	0	1	1	03h	LPF	I/Q and data filter cutoff frequencies	8
0	0	0	0	0	1	0	0	04h	ON_TIME	ON time of wakeup counter	16
0	0	0	0	0	1	0	1	05h	OFF_TIME	OFF time of wakeup counter	16
0	0	0	0	0	1	1	0	06h	COUNT_TH1	Lower threshold of window counter	16
0	0	0	0	0	1	1	1	07h	COUNT_TH2	Higher threshold of window counter	16
0	0	0	0	1	0	0	0	08h	RSSI_TH3	Threshold for RSSI signal	8
0	0	0	0	1	1	0	1	0Dh	CLK_DIV	Configuration and Ratio of clock divider	8
0	0	0	0	1	1	1	0	0Eh	XTAL_CONFIG	XTAL configuration	8
0	0	0	0	1	1	1	1	0Fh	BLOCK_PD	Building Blocks Power Down	16

Table	e 2-1	4	Su	b Ac	ldre	sses	s of D	ata R	egisters R	ead	
MSB							LSB	HEX	Function	Description	Bit Length
1	0	0	0	0	0	0	0	80h	STATUS	Results of comparison: ADC & WINDOW	8
1	0	0	0	0	0	0	1	81h	ADC	ADC data out	8

Data Byte Specification

Table 2-	-15 Sub Address 0	0H: CONFIG	
Bit	Function	Description	Default
D15	SLICER	0= Lowpass, 1= Peak Detector	0
D14	ALL_PD	0= normal operation, 1= all Power down	0
D13	TESTMODE	0= normal operation, 1=Testmode	0
D12	CONTROL	0= RX/TX and ASK/FSK external controlled, 1= Register controlled	0
D11	ASK_NFSK	0= FSK, 1=ASK	0
D10	RX_NTX	0= TX, 1=RX	1
D9	CLK_EN	0= CLK off during power down, 1= always CLK on, ever in PD	0
D8	RX_DATA_INV	0= no Data inversion, 1= Data inversion	0
D7	D_OUT	0= Data out if valid, 1= always Data out	1
D6	ADC_MODE	0= one shot, 1= continuous	1
D5	F_COUNT_MODE	0= one shot, 1= continuous	1
D4	LNA_GAIN	0= low gain, 1= high gain	1
D3	EN_RX	0= disable receiver, 1= enable receiver (in self polling and timer mode) *	1
D2	MODE_2	0= slave mode, 1= timer mode	0
D1	MODE_1	0= slave or timer mode, 1= self polling mode	0
D0	PA_PWR	0= low TX Power, 1= high TX Power	1

Note D3: Function is <u>only</u> active in selfpolling and timer mode. When D3 is set to LOW the RX path is not enabled if **PwdDD** pin is set to LOW. A delayed setting of D3 results in a delayed power ON of the RX building blocks.



Subaddress Organization

Table	2- ′	16	S	ub A	٨ddr	ess	es of	Data	Registers W	rite	
MSB							LSB	HEX	Function	Description	Bit Length
0	0	0	0	0	0	0	0	00h	CONFIG	General definition of status bits	16
0	0	0	0	0	0	0	1	01h	FSK	Values for FSK-shift	16
0	0	0	0	0	0	1	0	02h	XTAL_TUNING	Nominal frequency	16
0	0	0	0	0	0	1	1	03h	LPF	I/Q and data filter cutoff frequencies	8
0	0	0	0	0	1	0	0	04h	ON_TIME	ON time of wakeup counter	16
0	0	0	0	0	1	0	1	05h	OFF_TIME	OFF time of wakeup counter	16
0	0	0	0	0	1	1	0	06h	COUNT_TH1	Lower threshold of window counter	16
0	0	0	0	0	1	1	1	07h	COUNT_TH2	Higher threshold of window counter	16
0	0	0	0	1	0	0	0	08h	RSSI_TH3	Threshold for RSSI signal	8
0	0	0	0	1	1	0	1	0Dh	CLK_DIV	Configuration and Ratio of clock divider	8
0	0	0	0	1	1	1	0	0Eh	XTAL_CONFIG	XTAL configuration	8
0	0	0	0	1	1	1	1	0Fh	BLOCK_PD	Building Blocks Power Down	16

Tabl	e 2-	17	Ş	Sub	Ad	dre	sses	of D	ata Registers	Read	
MSB							LSB	HEX	Function	Description	Bit Length
1	0	0	0	0	0	0	0	80h	STATUS	Results of comparison: ADC & WINDOW	8
1	0	0	0	0	0	0	1	81h	ADC	ADC data out	8

Data Byte Specification

Table 2-18 Sub Address 00H: CONFIG			
Bit	Function	Description	Default
D15	SLICER	0= Lowpass, 1= Peak Detector	0
D14	ALL_PD	0= normal operation, 1= all Power down	0
D13	TESTMODE	0= normal operation, 1=Testmode	0
D12	CONTROL	0= RX/TX and ASK/FSK external controlled, 1= Register controlled	0
D11	ASK_NFSK	0= FSK, 1=ASK	0
D10	RX_NTX	0= TX, 1=RX	1
D9	CLK_EN	0= CLK off during power down, 1= always CLK on, ever in PD	0
D8	RX_DATA_INV	0= no Data inversion, 1= Data inversion	0
D7	D_OUT	0= Data out if valid, 1= always Data out	1
D6	ADC_MODE	0= one shot, 1= continuous	1
D5	F_COUNT_MODE	0= one shot, 1= continuous	1
D4	LNA_GAIN	0= low gain, 1= high gain	1
D3	EN_RX	0= disable receiver, 1= enable receiver (in self polling and timer mode) *	1
D2	MODE_2	0= slave mode, 1= timer mode	0
D1	MODE_1	0= slave or timer mode, 1= self polling mode	0
D0	PA_PWR	0= low TX Power, 1= high TX Power	1

Note D3: Function is <u>only</u> active in selfpolling and timer mode. When D3 is set to LOW the RX path is not enabled if PwdDD pin is set to LOW. A delayed setting of D3 results in a delayed power ON of the RX building blocks.



Table 2	Table 2-19 Sub Address 01H: FSK						
Bit	Function	Value	Description	Default			
D15			not used	0			
D14			not used	0			
D13	FSK+5	8pF	Setting for	0			
D12	FSK+4	4pF	positive	0			
D11	FSK+3	2pF	frequency shift: +FSK or	1			
D10	FSK+2	1pF	ASK-RX	0			
D9	FSK+1	500fF		1			
D8	FSK+0	250fF		0			
D7			not used	0			
D6			not used	0			
D5	FSK-5	4pF	Setting for	0			
D4	FSK-4	2pF	negative	0			
D3	FSK-3	1pF	frequency shift: -FSK	1			
D2	FSK-2	500fF		1			
D1	FSK-1	250fF		0			
D0	FSK-0	125fF		0			

Table 2-21	Sub Address 03H: LPF				
Bit	Function	Description	Default		
D7	Datafilter_3		0		
D6	Datafilter_2	3dB cutoff	0		
D5	Datafilter_1	frequency of data filter	0		
D4	Datafilter_0		1		
D3	IQ_Filter_2	3dB cutoff	1		
D2	IQ_Filter_1	frequency of	0		
D1	IQ_Filter_0	IQ-filter	0		
D0	not used		0		

Table 2	Table 2-20 Sub Address 02H: XTAL_TUNING				
Bit	Function	Value	Description	Default	
D15			not used	0	
D14			not used	0	
D13			not used	0	
D12			not used	0	
D11			not used	0	
D10			not used	0	
D9			not used	0	
D8			not used	0	
D7			not used	0	
D6			not used	0	
D5	Nominal_Frequ_5	8pF	Setting for	0	
D4	Nominal_Frequ_4	4pF	nominal	1	
D3	Nominal_Frequ_3	2pF	frequency	0	
D2	Nominal_Frequ_2	1pF	ASK-TX	0	
D1	Nominal_Frequ_1	500fF	FSK-RX	1	
D0	Nominal_Frequ_0	250fF		0	

Table 2-2	2 Sub Add	resses 04H / 05H: (ON/OFF_TIME
Bit	Function	Default ON_TIME	Default OFF_TIME
D15	ON_15 / OFF_15	1	1
D14	ON_14 / OFF_14	1	1
D13	ON_13 / OFF_13	1	1
D12	ON_12 / OFF_12	1	1
D11	ON_11 / OFF_11	1	0
D10	ON_10 / OFF_10	1	0
D9	ON_9 / OFF_9	1	1
D8	ON_8 / OFF_8	0	1
D7	ON_7 / OFF_7	1	1
D6	ON_6 / OFF_6	1	0
D5	ON_5 / OFF_5	0	0
D4	ON_4 / OFF_4	0	0
D3	ON_3 / OFF_3	0	0
D2	ON_2 / OFF_2	0	0
D1	ON_1 / OFF_1	0	0
D0	ON_0 / OFF_0	0	0

Table 2-2	3 Sub Address 06H: COUNT_TH	11
Bit	Function	Default
D15	not used	0
D14	not used	0
D13	not used	0
D12	not used	0
D11	TH1_11	0
D10	TH1_10	0
D9	TH1_9	0
D8	TH1_8	0
D7	TH1_7	0
D6	TH1_6	0
D5	TH1_5	0
D4	TH1_4	0
D3	TH1_3	0
D2	TH1_2	0
D1	TH1_1	0
D0	TH1_0	0

Table 2-2	4 Sub Address 07H: COUNT_TH	12
Bit	Function	Default
D15	not used	0
D14	not used	0
D13	not used	0
D12	not used	0
D11	TH2_11	0
D10	TH2_10	0
D9	TH2_9	0
D8	TH2_8	0
D7	TH2_7	0
D6	TH2_6	0
D5	TH2_5	0
D4	TH2_4	0
D3	TH2_3	0
D2	TH2_2	0
D1	TH2_1	0



Table 2-25	Sub Ad	dress 08H: RSSI_TH3		Table 2-26	Sub Address 0DH: CLK_DIV	
Bit	Function	Description	Default	Bit	Function	Default
D7	not used		1	D7	not used	0
D6	SELECT	0= VCC, 1= RSSI	1	D6	not used	0
D5	TH3_5		1	D5	DIVMODE_1	0
D4	TH3_4		1	D4	DIVMODE_0	0
D3	TH3_3		1	D3	CLKDIV_3	1
D2	TH3_2		1	D2	CLKDIV_2	0
D1	TH3_1		1	D1	CLKDIV_1	0
D0	TH3_0		1	D0	CLKDIV_0	0

Table 2-	-27 Sub A	ddress 0EH: XTAL_CONFIG	
Bit	Function	Description	Default
D7		not used	0
D6		not used	0
D5		not used	0
D4		not used	0
D3		not used	0
D2	FSK-Ramp 0	only in bipolar mode	0
D1	FSK-Ramp 1		0
D0	Bipolar_FET	0= FET, 1=Bipolar	1

Table 2-3	28 Sub Add	ress 0FH: BLOCK_PD	
Bit Function		Description	Default
D15	REF_PD	1= power down Band Gap Reference	1
D14	RC_PD	1= power down RC Oscillator	1
D13	WINDOW_PD	1= power down Window Counter	1
D12	ADC_PD	1= power down ADC	1
D11	PEAK_DET_PD	1= power down Peak Detectors	1
D10	DATA_SLIC_PD	1= power down Data Slicer	1
D9	DATA_FIL_PD	1= power down Data Filter	1
D8	QUAD_PD	1= power down Quadri Correlator	1
D7	LIM_PD	1= power down Limiter	1
D6	I/Q_FIL_PD	1= power down I/Q Filters	1
D5	MIX2_PD	1= power down I/Q Mixer	1
D4	MIX1_PD	1= power down 1st Mixer	1
D3	LNA_PD	1= power down LNA	1
D2	PA_PD	1= power down Power Amplifier	1
D1	PLL_PD	1= power down PLL	1
D0	XTAL_PD	1= power down XTAL Oscillator	1

Table 2	able 2-29 Sub Address 80H: STATUS			-30	Sub Address 81H: ADC
Bit	Function	Description	Bit	Function	Description
D7	COMP LOW	1 if data rate < TH1	D7	PD_ADC	ADC power down feedback Bit
D6	COMP IN	1 if TH1 < data rate < TH2	D6	SELECT	SELECT feedback Bit
D5	COMP HIGH	1 if TH2 < data rate	D5	RSSI_5	RSSI value Bit5
D4	COMP 0,5*LOW	1 if data rate < 0,5*TH1	D4	RSSI_4	RSSI value Bit4
D3	COMP 0,5*IN	1 if 0,5*TH1 < data rate < 0,5*TH2	D3	RSSI_3	RSSI value Bit3
D2	COMP 0,5*HIGH	1 if 0.5*TH2 < data rate	D2	RSSI_2	RSSI value Bit2
D1	RSSI=TH3	1 if RSSI value is equal TH3	D1	RSSI_1	RSSI value Bit1
D0	RSSI>TH3	1 if RSSI value is greater than TH3	D0	RSSI_0	RSSI value Bit0



2.4.16 Wakeup Logic



Figure 2-9 Wakeup Logic States

Table 2-31 MODE	MODE settings: CONFIG register				
MODE_1	MODE_2	Mode			
0	0	SLAVE MODE			
0	1	TIMER MODE			
1	Х	SELF POLLING MODE			

SLAVE MODE: The <u>receive and</u> transmit operation is fully controlled by an external control device via the respective **RxTx**, **AskFsk**, **PwdDD**, and **Data** pins. The wakeup logic is inactive in this case.

After RESET or 1st Power-up the chip is in SLAVE MODE. By setting MODE_1 and MODE_2 in the CONFIG register the mode may be changed.

SELF POLLING MODE: The chip turns itself on periodically to receive using a built-in 32kHz RC oscillator. The timing of this is determined by the **ON_TIME** and **OFF_TIME** registers, the duty cycle can be set between 0 and 100% in 31.25µs increments. The data detect logic is enabled and a 15µs LOW impulse is provided at **PwdDD** pin (Pin 27), if the received data is valid.



timing_selfpllmode.wmf

Figure 2-10 Timing for Self Polling Mode (ADC & Data Detect in one shot mode)



Note: The time delay between start of ON time and the 15µs LOW impulse is 2.6ms + 3 period of data rate.

If ADC & Data Detect Logic are in continuous mode the 15µs LOW impulse is applied at **PwdDD** after each data valid decision.

In self polling mode if D9=0 (Register 00h) and when **PwdDD** pin level is HIGH the CLK output is on during ON time and off during OFF time. If D9=1, the CLK output is always on.

TIMER MODE: Only the internal Timer (determined by the **ON_TIME** and **OFF_TIME** registers) is active to support an external logic <u>with</u> periodical Interrupts. After ON_TIME + OFF_TIME a 15µs LOW impulse is applied at the **PwdDD** pin (Pin 27).



timing_timermode.wmf

Figure 2-11 Timing for Timer Mode

2.4.17 Data Valid Detection, Data Pin

Data signals generate a typical spectrum and this can be used to determine if valid data is on air.



data_rate_detect.wmf

Figure 2-12 Frequency and RSSI Window

The "data valid" criterion is generated from the result of RSSI-TH3 comparison and t_{GATE} between TH1 and TH2 result as shown below. In case of Manchester coding the 0,5*TH1 and 0,5*TH2 gives improved performance.

The use of permanent data valid recognition makes it absolutely necessary to set the RSSI-ADC and the Window counter into continuous mode (Register 00H, Bit D5 = D6 = 1).





data_valid.wmf

Figure 2-13 Data Valid Circuit

D_OUT and RX_DATA_INV from the CONFIG register determine the output of data at Pin 28. **RxTxint** and TX_ON are internally generated signals.

In RX and power down mode Data pin (Pin 28) is tied to GND.



data_switch.wmf

Figure 2-14 Data Input/Output Circuit

2.4.18 Sequence Timer

The sequence timer has to control all the enable signals of the analog components inside the chip. The time base is the 32 kHz RC oscillator.

After the first POWER ON or RESET a 1 MHz clock is available at the clock output pin. This clock output can be used by an external μ P to set the system into the desired state and outputs valid data after 500 μ s (see **Figure 2-15** and **Figure 2-16**, t_{CLKSU})

There are two possibilities to start the device after a reset or first power on:

- PWDDD pin is LOW: Normal operation timing is performed after t_{SYSSU} (see **Figure 2-15**).
- PWDDD pin is HIGH (device in power down mode): A clock is offered at the clock output pin until the device is activated (PWDDD pin is pulled to LOW). After the first activation the time t_{SYSSU} is required until normal operation timing is performed (see Figure 2-16). This could be used to extend the clock generation without device programming or activation.

Note: It is **required** to activate the device for the duration of t_{SYSSU} after first power on or a reset. Only if this is done the normal operation timing is performed.



With default settings the clock generating units are disabled during PD, therefore no clock is available at the clock output pin. It is possible to offer a clock signal at the clock output pin every time (also during PD) if the CLK_EN Bit in the CONFIG register is set to HIGH.



Sequenzer_1 ming_pupstant

Figure 2-15 1st start or reset in active mode

Note: The time values are typical values



Sequenzer_Timing_pdstart.wmf

Figure 2-16 1st start or reset in PD mode

* State is either "I" or "O" depending on time of setting into powerdown. **Note:** The time values are typical values



This means that the device needs t_{DDSU} setup time to start the data detection after RX is activated. When activating TX it requires t_{TXSU} setup time to enable the power amplifier. For timing information refer to **Table 4.3**.

For test purposes a TESTMODE is provided by the Sequencer as well. In this mode the BLOCK_PD register be set to various values. This will override the Sequencer timing. Depending on the settings in Config Register 00H the corresponding building blocks are enabled, as shown in the subsequent figure.



Figure 2-17 Sequencer's capability

2.4.19 Clock Divider

It supports an external logic with a programmable Clock at pin 26 (CLKDIV).



clk_div.wmf

Figure 2-18 Clock Divider

The Output Selection and Divider Ratio can be set in the CLK_DIV register.


Functional Description

Table 2-32	CLK_DIV Output Selection	
D5	D4	Output
0	0	Output from Divider (default)
0	1	18.089MHz
1	0	32kHz
1	1	Window Count Complete

Note: Data are valid 500 μ s after the crystal oscillator is enabled (see Figure 2-15 and Figure 2-16, t_{CLKSU}).

Table 2	Table 2-33 CLK_DIV Setting				
D3	D2	D1	D0	Total Divider Ratio	Output Frequency [MHz]
0	0	0	0	2	9,0
0	0	0	1	4	4,5
0	0	1	0	6	3,0
0	0	1	1	8	2,25
0	1	0	0	10	1,80
0	1	0	1	12	1,50
0	1	1	0	14	1,28
0	1	1	1	16	1,125
1	0	0	0	18	1,00 (default)
1	0	0	1	20	0,90
1	0	1	0	22	0,82
1	0	1	1	24	0,75
1	1	0	0	26	0,69
1	1	0	1	28	0,64
1	1	1	0	30	0,60
1	1	1	1	32	0,56

Note: As long as default settings are used, there is no clock available at the clock output during Power Down. It is possible to enable the clock during Power Down by setting CLK_EN (Bit D9) in the Config Register (00H) to HIGH.

2.4.20 RSSI and Supply Voltage Measurement

The input of the 6Bit-ADC can be switched between two different sources: the RSSI voltage (default setting) or a resistor network dividing the Vcc voltage by 5.

Table 2-34 So	2-34 Source for 6Bit-ADC Selection (Register 08H)	
SELECT	Input for 6Bit-ADC	
0	Vcc / 5	
1	RSSI (default)	



Functional Description

To prevent wrong interpretation of the ADC information (read from Register 81H: ADC) you can use the ADC- Power Down feedback Bit (D7) and the SELECT feedback Bit (D6) which correspond to the actual measurement.

Note: As shown in **Section 2.4.18** there is a setup time of 2.6ms after RX activating. Thus the measurement of RSSI voltage does only make sense after this setup time.



3 Application

3.1 LNA and PA Matching

3.1.1 RX/TX Switch



RX/TX_Switch.wmf

Figure 3-1 RX/TX Switch

The RX/TX-switch combines the PA-output and the LNA-input into a single 50 Ohm SMAconnector. Two pin-diodes are used as switching elements. If no current flows through a pin diode, it works as a high impedance for RF with very low capacitance. If the pin-diode is forward biased, it provides a low impedance path for RF. (some Ω)

3.1.2 Switch in RX-Mode

The RX/TX-switch is set to the receive mode by either applying a high level or an open to the RX/TX-jumper on the evalboard or by leaving it open. Then both pin-diodes are not biased and therefore have a high impedance.





RX_Mode.wmf

Figure 3-2 RX-Mode

The RF-signal is able to run from the RF-input-SMA-connector to the LNA-input-pin LNI via C1, C2, C7, L3 and C9. R1 does not affect the matching circuit due to its high resistance. The other input of the differential LNA LNIX can always be AC-grounded using a large capacitor without any loss of performance. In this case the differential LNA can be used as a single ended LNA, which is easier to match. The S11 of the LNA at pin LNI on the evalboard is 0.945 / -47° (equals a resistor of 1.43kOhm in parallel to a capacitor of 1.6pF) for both high and low-gain-mode of the LNA. (pin LNIX AC-grounded) This impedance has to be matched to 50 Ohm with the parts C9, L3, C7 and C2. C1 is DC-decoupling-capacitor. On the evalboard the most important matching components are (shunt) L3 and (series) C2. The capacitors C7 and C9 are mainly DC-decoupling-capacitors and may be used for some fine tuning of the matching circuit. A good CAE tool (featuring smith-chart) may be used for the calculation of the values of the components. However, the final values of the matching components always have to be found on the board because of the parasitics of the board, which highly influence the matching circuit at RF.





Measured Magnitude of S11 of evalboard:

S11_measured.pcx.

Figure 3-3 S11 measured

Above you can see the measured S11 of the evalboard. The –3dB-points are at 810MHz and 930MHz. So the 3dB-bandwidth is:

$$B = f_U - f_L = 930MHz - 810MHz = 120MHz$$

$$Q_L = \frac{f_{center}}{B} = \frac{868,3MHz}{120MHz} = 7.2$$
[3 - 1]
[3 - 1]
[3 - 2]

The unloaded Q of the resonant circuit is equal to the Q of the inductor due to its losses.

$$Q_U = Q_{INDUCTOR} \approx 36@868MHz$$
 [3-3]

An approximation of the losses of the input matching network can be made with the formula:

$$Loss = -20 * \log\left(1 - \frac{Q_L}{Q_U}\right) = -20 * \log\left(1 - \frac{7.2}{36}\right) = 2dB$$
 [3-4]

The noise figure of the LNA-input-matching network is equal to its losses. The input matching network is always a compromise of sensitivity and selectivity. The loaded Q should not get too high because of 2 reasons:

more losses in the matching network and hence less sensitivity



tolerances of components affect matching too much. This will cause problems in a tuning-free mass production of the application. A good CAE-tool will help to see the effects of component tolerances on the input matching more accurate by tweaking each value.

A very high selectivity can be reached by using SAW-filters at the expense of higher cost and lower sensitivity which will be reduced by the losses of the SAW-Filter of approx. 4dB.

Image-suppression:

Due to the quite high 1st-IF of the frontend, the image frequency is quite far away. The image frequency of the receiver is at:

$$f_{IMAGE} = f_{SIGNAL} + 2 * f_{IF} = 868.3MHz + 2 * 289.4 = 1447.2MHz$$
[3-5]

The image suppression on the evalboard is about 16dB.

LO-leakage:

The LO of the 1st Mixer is at:

$$f_{LO} = f_{RECEIVE} * \frac{4}{3} = 868.3MHz * \frac{4}{3} = 1157.73MHz$$
[3-6]

The LO-leakage of the evalboard on the RF-input is about –98dBm. This is far below the ETSI-radio-regulation-limit for LO-leakage.

3.1.3 Switch in TX-Mode

The evalboard can be set into the TX-Mode by grounding the RX/TX-jumper on the evalboard or programming the TDA5250 to operate in the TX-Mode. If the IC is programmed to operate in the TX-Mode, the RX/TX-pin will act as an open drain output at a logical LOW. Then a DC-current can flow from VCC to GND via L1, L2, D1, R1 and D2.

$$I_{PIN-DIODE} = \frac{Vcc - 2 * V_{FORWARD, PIN-DIODE}}{R_1}$$
[3-7]

Now both pin-diodes are biased with a current of approx. 0.3mA@3V and have a very low impedance for RF.

42





TX_Mode.wmf

Figure 3-4 TX_Mode

R1 does not influence the matching because of its very high resistance. Due to the large capacitance of C1, C6 and C5 the circuit can be further simplified for RF:



Figure 3-5 TX_Mode_simplified

The LNA-matching is RF-grounded now, so no power is lost in the LNA-input. The PA-matching consists of C2, C3 L2, C4 and L1.

When designing the matching of the PA, C2 must not be changed anymore because its value is already fixed by the LNA-input-matching.



3.1.4 **Power-Amplifier**

The power amplifier operates in a high efficient class C mode. This mode is characterized by a pulsed operation of the power amplifier transistor at a current flow angle of $\theta <<\pi$. A frequency selective network at the amplifier output passes the fundamental frequency component of the pulse spectrum of the collector current to the load. The load and its resonance transformation to the collector of the power amplifier can be generalized by the equivalent circuit of **Figure 3-6**. The tank circuit L//C//RL in parallel to the output impedance of the transistor should be in resonance at the operating frequency of the transmitter.



Equivalent_power_wmf.

Figure 3-6 Equivalent power amplifier tank circuit

The optimum load at the collector of the power amplifier for "critical" operation under idealized conditions at resonance is:

$$R_{LC} = \frac{V_s^2}{2P_o}$$
[3-8]

A typical value of R_{LC} for an RF output power of P_0 = 13mW is:

 $R_{LC} = \frac{3^2}{2*0.013} = 350\Omega$ [3-9]

Critical" operation is characterized by the RF peak voltage swing at the collector of the PA transistor to just reach the supply voltage V_S . The high efficiency under "critical" operating conditions can be explained by the low power loss at the transistor.

During the conducting phase of the transistor there is no or only a very small collector voltage present, thus minimizing the power loss of the transistor ($i_C^*u_{CE}$). This is particularly true for low current flow angles of $\theta <<\pi$. In practice the RF-saturation voltage of the PA transistor and other parasitics will reduce the "critical" R_{LC}.

The output power P₀ will be reduced when operating in an "overcritical" mode at a $R_L > R_{LC}$. As shown in Figure 3-7, however, power efficiency E (and bandwidth) will increase by some degree when operating at higher R_L . The collector efficiency E is defined as



[3 - 10]

$$E = \frac{P_o}{V_s I_c}$$

The diagram of Figure 3-7 has been measured directly at the PA-output at V_S =3V. A power loss in the matching circuit of about 2dB will decrease the output power. As shown in the diagram, 240 Ohm is the optimum impedance for operation at 3V. For an approximation of R_{OPT} and P_{OUT} at other supply voltages those 2 formulas can be used:

$$R_{OPT} \sim V_S \tag{3-11}$$

and

 $P_{OUT} \sim R_{OPT}$ [3 - 12]



Power_E_vs_RL.wmf

Figure 3-7 Output power P₀ (mW) and collector efficiency E vs. load resistor R_L.

The DC collector current I_C of the power amplifier and the RF output power P_O vary with the load resistor R_L . This is typical for overcritical operation of class C amplifiers. The collector current will show a characteristic dip at the resonance frequency for this type of "overcritical" operation. The depth of this dip will increase with higher values of R_L .

As **Figure 3-8** shows, detuning beyond the bandwidth of the matching circuit results in a significant increase of collector current of the power amplifier and in some loss of output power. This diagram shows the data for the circuit of the test board at the frequency of 868 MHz. The effective load resistor of this circuit is R_L = 2400hm, which is the optimum impedance for operation at 3V. This will lead to a dip of the collector current f approx. 20%.





pout_vs_frequ.wmf

Figure 3-8Power output and collector current vs. frequency

C4, L2 and C3||C2 are the main matching components which are used to transform the 50 Ohm load at the SMA-RF-connector to a higher impedance at the PA-output (240Ohm@3V). L1 can be used for finetuning of the resonance frequency but should not be too low in order to keep its loss low.

The transformed impedance of 240Ohm+j0 at the PA-output-pin can be verified with a network analyzer using this measurement procedure:

- 1. Calibrate your network analyzer.
- 2. Connect a short, low-loss 50 Ohm cable to your network analyzer with an open end on one side. Semirigid cable works best.
- 3. Use the "Port Extension" feature of your network analyzer to shift the reference plane of your network analyzer to the open end of the cable.
- 4. Connect the center-conductor of the cable to the solder pad of the pin "PA" of the IC. The shield has to be grounded. Very short connections must be used. Do not remove the IC or any part of the matching-components!
- 5. Screw a 50Ohm-dummy-load on the RF-I/O-SMA-connector
- 6. The TDA5250 has to be in ASK-TX-Mode, Data-Input=LOW.
- 7. Be sure that your network analyzer is AC-coupled and turn on the power supply of the IC.
- 8. Measure the S-parameter





Sparam_measured_200M.pcx

Figure 3-9 Sparam_measured_200M

Above you can see the measurement of the evalboard with a span of 200MHz. The evalboard has been optimized for 3V. The load is about 240+j0 at 868.3MHz.

A tuning-free realization requires a careful design of the components within the matching network. A simple linear CAE-tool will help to see the influence of tolerances of matching components.

Suppression of spurious harmonics may require some additional filtering within the antenna matching circuit. Both can be seen in **Figure 3-10** and **Figure 3-11** The total spectrum of the evalboard can be summarized as:

Carrier fc	+9dBm
fc-18.1MHz	-62dBm
fc+18.1MHz	-66dBm
2 nd harmonic	-40dBm
3 rd harmonic	-44dBm





oberwellentx.tif

Figure 3-10 Transmit Spectrum 13.2GHz



spektrum_10r_3v.tif

Figure 3-11 Transmit Spectrum 300MHz

Regarding CEPT ERC recommendation 70-03 and ETSI regulation EN 300220 both of the following figures show full compliance in case of ASK and FSK modulation spectrum. Data signal is a Manchester encoded PRBS9 (Pseudo Random Binary Sequence), RF output power is +9dBm at a supply voltage of 3V. With these settings ASK allows a maximum data rate of 25kBaud, in FSK case 40kBaud are possible. See also **Section 4.1.4**





 $ASK_25kBaud_Manch_PRBS9_10dBm_3V_Spectrum_CEPT_ERC7003.wmf$

Figure 3-12 ASK Transmit Spectrum 25kBaud, Manch, PRBS9, 9dBm, 3V



 ${\sf FSK_40kBaud_Manch_PRBS9_10dBm_3V_Spectrum_CEPT_ERC7003.wmf}$

Figure 3-13 FSK Transmit Spectrum 40kBaud, Manch, PRBS9, 9dBm, 3V



3.2 Crystal Oscillator

The equivalent schematic of the crystal with its parameters specified by the crystal manufacturer can be taken from the subsequent figure.

Here also the load capacitance of the crystal C_L , which the crystal wants to see in order to oscillate at the desired frequency, can be seen.



Figure 3-14 Crystal

L₁: motional inductance of the crystal C₁: motional capacitance of the crystal

C₀: shunt capacitance of the crystal

Therefore the **Resonant Frequency** f_s of the crystal is defined as:

$$f_{S} = \frac{1}{2\pi\sqrt{L_{1} * C_{1}}}$$
[3 - 13]

The **Series Load Resonant Frequency** f_S ^{\circ} of the crystal is defined as:

$$f_{S} = \frac{1}{2\pi\sqrt{L_{1} * C_{1}}} * \sqrt{1 + \frac{C_{1}}{C_{0} + C_{L}}}$$
[3 - 14]

regarding Figure 3-14

 $f_{\mbox{\scriptsize S}}$ is the nominal frequency of the crystal with a specified load when tested by the crystal manufacturer.

Pulling Sensitivity of the crystal is defined as the magnitude of the relative change in frequency relating to the variation of the load capacitor.



$$\frac{\partial D}{\partial C_L} = \frac{\frac{\partial f_s}{f_s}}{\partial C_L} = \frac{-C_1}{2(C_0 + C_L)^2}$$

[3 – 15]

Choosing C_L as large as possible results in a small pulling sensitivity. On the other hand a small C_L keeps the influence of the serial inductance and the tolerances associated to it small (see **formula** [3-17]).

Start-up Time

$t_{Start} \sim \frac{L_1}{\left -R\right - R}$	ext	[3 – 16]	
where:	-R:	is the negative impedance of the oscillator see Figure 3-15	
	R _{ext} :	is the sum of all external resistances (e.g. R ₁ or a other resistance that may be present in the circuit see Figure 3-14	

The proportionality of L_1 and C_1 of the crystal is defined by **formula [3-13]**. For a crystal with a small C_1 the start -up time will also be slower. Typically the lower the value of the crystal frequency, the lower the C_1 .

A short **conclusion** regarding crystal and crystal oscillator dependencies is shown in the following table:

Table 3-1 Crystal and cry	le 3-1 Crystal and crystal oscilator dependency			
		Result		
Independent variable	Relative Tolerance	Maximum Deviation	t _{Start-up}	
C ₁ >	>>	>>	<	
C ₀ >	<	<	-	
frequency of quartz >	>>>	>	<<	
L _{OSC} >	>>	>	-	
C _L >	>	<	-	

The crystal oscillator in the TDA5250 is a NIC (negative impedance converter) oscillator type. The input impedance of this oscillator is a negative impedance in series to an inductance. Therefore the load capacitance of the crystal C_L (specified by the crystal supplier) is transformed to the capacitance C_v as shown in **formula [3-17]**.





QOSZ_NIC.wmf

Figure 3-15 Crystal Oscillator

$$C_{L} = \frac{1}{\frac{1}{C_{V}} - \omega^{2} L_{OSC}} \leftrightarrow C_{V} = \frac{1}{\frac{1}{C_{L}} + \omega^{2} L_{OSC}}$$
[3 - 17]

 $\begin{array}{lll} C_L: & \mbox{crystal load capacitance for nominal frequency} \\ \varpi: & \mbox{angular frequency} \\ L_{OSC}: & \mbox{inductivity of the crystal oscillator - typ: } 2.7 \mu \mbox{H with pad of board} \\ & 2.45 \mu \mbox{H without pad} \end{array}$

With the aid of this formula it becomes obvious that the higher the serial capacitance C_V is, the higher is the influence of L_{OSC} .

The tolerance of the internal oscillator inductivity is much higher, so the inductivity is the dominating value for the tolerance.

FSK modulation and tuning are achieved by a variation of C_v.

In case of small frequency deviations (up to +/- 1000 ppm), the desired load capacitances for FSK modulation are frequency depending and can be calculated with the formula below.



 Δf : peak frequency deviation

```
With C_{L+} and C_{L-} the necessary C_{v+} for FSK HIGH and C_{v-} for FSK LOW can be calculated.
Alternatively, an external AC coupled (10nF in series to 1k\Omega) signal can be applied at pin 19 (Xout).
```

The drive level should be approximately 100mVpp.

3.2.1 Synthesizer Frequency setting

Generating ASK and FSK modulation 3 setable frequencies are necessary.

3.2.1.1 **Possible crystal oscillator frequencies**



The resulting possible crystal oscillator frequencies are shown in the following **Figure 3-16**

free_reg.wmf

Figure 3-16 possible crystal oscillator frequencies

In ASK receive mode the crystal oscillator is set to frequency f_2 to realize the necessary frequency offset to receive the ASK signal at f_0 *N (N: division ratio of the PLL).

To set the 3 different frequencies 3 different C_v are necessary. Via internal switches 3 external capacitors can be combined to generate the necessary C_v in case of ASK- or FSK-modulation. Internal banks of switchable capacitors allow the finetuning of these frequencies.

3.2.2 Transmit/Receive ASK/FSK Frequency Assignment

Depending on whether the device operates in transmit or receive mode or whether it operates in ASK or FSK the following cases can be distinguished:

3.2.2.1 FSK-mode

In **transmit** mode the two frequencies representing logical HIGH and LOW data states have to be adjusted depending on the intended frequency deviation and separately according to the following formulas:



 $f_{COSC HI} = (f_{RF} + f_{DEV}) / 48$ $f_{COSC LOW} = (f_{RF} - f_{DEV}) / 48$ [3 - 19] e.g.

$$f_{COSC HI} = (868,3E6 + 50E3) / 48 = 18.08438MHz$$

$$f_{COSC LOW} = (868,3E6 - 50E3) / 48 = 18.08229MHz$$

with a frequency deviation of 50kHz.

Figure 3-17 shows the configuration of the switches and the capacitors to achieve the 2 desired frequencies. Gray parts of the schematics indicate inactive parts. For FSK modulation the ASK-switch is always open.

For **FSK LOW** the FSK-switch is closed and C_{v2} and C_{tune2} are bypassed. The effective C_{v-} is given by:

$$C_{V-} = C_{v1} + C_{tune1}$$
 [3-20]

For finetuning C_{tune1} can be varied over a range of 8 pF in steps of 125fF. The switches of this C-bank are controlled by the bits **D0** to **D5** in the **FSK** register (subaddress 01H, see **Table 3-6**).

For **FSK HIGH** the FSK-switch is open. So the effective C_{v+} is given by:

$$C_{v+} = \frac{(C_{v1} + C_{tune1}) \cdot (C_{v2} + C_{tune2})}{C_{v1} + C_{tune1} + C_{v2} + C_{tune2}}$$
[3-21]

The C-bank C_{tune2} can be varied over a range of 16 pF in steps of 250fF for finetuning of the FSK HIGH frequency. The switches of this C-bank are controlled by the bits **D8** to **D13** in the **FSK** register (subaddress 01H, **see Table 3-6**).





[3 – 22]

QOSC FSK.wmf

FSK modulation Figure 3-17

In receive mode the crystal oscillator frequency is set to yield a direct-to-zero conversion of the receive data. Thus the frequency may be calculated as

$$f_{COSC} = f_{RF} / 48,$$

e.g.

f_{COSC} = 868,3E6 / 48 = 18.0833MHz

which is identical to the ASK transmit case.



QOSC ASK.wmf

Figure 3-18 **FSK receive**

In this case the ASK-switch is closed. The necessary C_{vm} is given by:

$$C_{vm} = \frac{(C_{v1} + C_{tune1}) \cdot (C_{v2} + C_{v3} + C_{tune2})}{C_{v1} + C_{tune1} + C_{v2} + C_{v3} + C_{tune2}}$$
[3 - 23]

The C-bank C_{tune2} can be varied over a range of 16 pF in steps of 250fF for finetuning of the FSK receive frequency. In this case the switches of the C-bank are controlled by the bits D0 to D5 of the XTAL_TUNING register (subaddress 02H, see Table 3-5).

3.2.2.2 **ASK-mode:**

In transmit mode the crystal oscillator frequency is the same as in the FSK receive case, see Figure 3-18.

In receive mode a receive frequency offset is necessary as the limiters feedback is AC-coupled. This offset is achieved by setting the oscillator frequency to the FSK HIGH transmit frequency, see Figure 3-17.



3.2.3 Parasitics

For the correct calculation of the external capacitors the parasitic capacitances of the pins and the switches (C_{20}, C_{21}, C_{22}) have to be taken into account.



QOSC_parasitics.wmf

Figure 3-19 parasitics of the switching network

Table 3-2Typical values	Typical values of parasitic capacitances	
Name	Value	
C ₂₀	4,5 pF	
C ₂₁	FSK-: 2,8 pF / FSK+&ASK: 2.3pF	
C ₂₂	1,3 pF	

With the given parasitics the actual $\ensuremath{C_v}$ can be calculated:

$$C_{v-} = C_{v1} + C_{tune1} + C_{21}$$
 [3-24]

$$C_{v+} = \frac{(C_{v1} + C_{tune1}) \cdot (C_{v2} + C_{20} + C_{tune2})}{C_{v1} + C_{tune1} + C_{v2} + C_{20} + C_{tune2}} + C_{21}$$

$$C_{vm} = \frac{(C_{v1} + C_{tune1}) \cdot (C_{v2} + C_{20} + C_{v3} + C_{22} + C_{tune2})}{C_{v1} + C_{tune1} + C_{v2} + C_{20} + C_{v3} + C_{22} + C_{tune2}} + C_{21}$$
[3 - 26]



Note: Please keep in mind also to include the Pad parasitics of the circuit board. [3 - 25]

3.2.4 Calculation of the external capacitors

1. Determination of necessary crystal frequency using formula [4-19].

2. Determine corresponding C_{Load} applying **formula [4-18]**.

e.g.
$$C_{LFSK} = C_{L\pm}$$

3. Necessary C_V using formula [4-17].

e.g.

$$C_{V-} = \frac{1}{\frac{1}{C_{L,FSK-}} + (2\pi f_{FSK-})^2 * L_{OSC}}$$

 When the necessary C_v for the 3 frequencies (C_{v-} for FSK LOW, C_{v+} for FSK HIGH and C_{vm} for FSK-receive) are known the external capacitors and the internal tuning caps can be calculated using the following formulas:

-FSK:
$$C_{v1} + C_{tune1} = C_{v-} - C_{21}$$
 [3-27]

+FSK:

$$C_{v2} + C_{tune2} = \frac{(C_{v1} + C_{tune1}) \cdot (C_{v+} - C_{21})}{(C_{v1} + C_{tune1}) - (C_{v+} - C_{21})} - C_{20}$$
[3-28]

FSK_RX:
$$C_{v3} + C_{tune2} = \frac{(C_{v1} + C_{tune1}) \cdot (C_{vm} - C_{21})}{(C_{v1} + C_{tune1}) - (C_{vm} - C_{21})} - C_{20} - C_{v2} - C_{22}$$
 [3-29]

To compensate frequency errors due to crystal and component tolerance C_{v1} , C_{v2} and C_{v3} have to be varied. To enable this correction, half of the necessary capacitance variation has to be realized with the internal C-banks.

If no finetuning is intended it is recommended to leave XIN (Pin 21) open. So the parasitic capacitance of Pin 21 has no effect.

Note: Please keep in mind also to include the Pad parasitics of the circuit board.

In the suitable range for the serial capacitor, either capacitors with a tolerance of 0.1pF or 1% are available.

A spreadsheet, which can be used to predict the total frequency error by simply entering the crystal specification, may be obtained from Infineon.

3.2.5 FSK-switch modes

The FSK-switch can be used either in a bipolar or in a FET mode. The mode of this switch is controlled by bit **D0** of the **XTAL_CONFIG** register (subaddress 0EH).



In the bipolar mode the FSK-switch can be controlled by a ramp function. This ramp function is set by the bits D1 and D2 of the XTAL_CONFIG register (subadress 0EH). With these modes of the FSK-switch the bandwidth of the FSK spectrum can be influenced.

When working in the FET mode the power consumption can be reduced by about 200 μ A.

The default mode is bipolar switch with no ramp function (D0 = 1, D1 = D2 = 0), which is suitable for all bitrates.

Table 3	Table 3-3 Sub Address 0EH: XTAL_CONFIG				
D0	D1	D2	Switch mode	Ramp time	Max. Bitrate
0	n.a.	n.a.	FET	< 0.2 μs	> 32 kBit/s NRZ
1	0	0	bipolar (default)	< 0.2 μ s	> 32 kBit/s NRZ
1	1	0	bipolar	4 μs	32 kBit/s NRZ
1	0	1	bipolar	8 μs	16 kBit/s NRZ
1	1	1	bipolar	12 μs	12 kBit/s NRZ

3.2.6 Finetuning and FSK modulation relevant registers

Case FSK-RX or ASK-TX (C_{tune2}):

Table 3-	4 Sub Address 02H: XT	Sub Address 02H: XTAL_TUNING				
Bit	Function	Value	Description	Default		
D5	Nominal_Frequ_5	8pF	Setting for	0		
D4	Nominal_Frequ_4	4pF	nominal	1		
D3	Nominal_Frequ_3	2pF	frequency	0		
D2	Nominal_Frequ_2	1pF	ASK-TX	0		
D1	Nominal_Frequ_1	500fF	FSK-RX	1		
D0	Nominal_Frequ_0	250fF	(C _{tune2})	0		

Case FSK-TX or ASK-RX (C_{tune1} and C_{tune2}):

Table 3-	5 Sub Address 01H: FS	K		
Bit	Function	Value	Description	Default
D13	FSK+5	8pF	Setting for	0
D12	FSK+4	4pF	positive	0
D11	FSK+3	2pF	frequency	1
D10	FSK+2	1pF	shift: +FSK	0
D9	FSK+1	500fF	or ASK-RX	1
D8	FSK+0	250fF	(C _{tune2})	0



D5	FSK-5	4pF	Setting for	0
D4	FSK-4	2pF	negative	0
D3	FSK-3	1pF	frequency	1
D2	FSK-2	500fF	shift: -FSK	1
D1	FSK-1	250fF		0
D0	FSK-0	125fF	(C _{tune1})	0

Default values

In case of using the evaluation board, the crystal with its typical parameters (fp=18.08958MHz, C₁=8fF, C₀=2,08pF, C_L=12pF) and external capacitors with Cv1=4.7pF, Cv2=1.8pF, Cv3=12pF each are used the following default states are set in the device.

Table 3-6 Default oscillator settings		
Operating state	Frequency	
ASK-TX / FSK-RX	868.3 MHz	
+FSK-TX / ASK-RX	+50 kHz	
-FSK-TX	-50 kHz	

3.2.7 Chip and System Tolerances

Quartz: fp=18.08958MHz; C1=8fF; C0=2,08pF; CL=12pF (typical values) Cv1=4.7pF, Cv2=1.8pF, Cv3=12pF

Table 3-7 Internal Tuning		
Part	Frequency tolerance @ 868MHz	Rel. tolerance
Frequency set accuracy	+/- 3kHz	+/- 3.5ppm
Temperature (-40+85C)	+/- 5kHz	+/- 6ppm
Supply Voltage(2.15.5V)	+/- 1.5kHz	+/- 1.5ppm
Total	+/- 9.5kHz	+/- 11ppm

Table 3-8 Default Setup (without internal tuning & without Pin21 usage)				
Part	Frequency tolerance @ 868MHz	Rel. tolerance		
Internal capacitors (+/- 10%)	+/- 8kHz	+/- 9ppm		
Inductivity of the crystal oscillator	+/- 18kHz	+/- 21ppm		
Temperature (-40+85C)	+/- 5kHz	+/- 6ppm		
Supply Voltage (2.15.5V)	+/- 1kHz	+/- 1.5ppm		
Total	+/- 32kHz	+/- 37.5ppm		

Tolerance values in **Table 3-8** are valid, if pin 21 is not connected. Establishing the connection to pin 21 the tolerances increase by +/- 20ppm (internal capacitors), if internal tuning is not used.



Concerning the frequency tolerances of the whole system also crystal tolerances (tuning tolerances, temperature stability, tolerance of C_L) have to be considered.

In addition to the chip tolerances also the crystal and external component tolerances have to be considered in the tuning and non-tuning case.

In case of internal tuning: The crystal on the evaluation board has a temperature stability of +/- 20ppm (or +/- 17kHz), which must be added to the total tolerances.

In case of default setup (without internal tuning and without usage of pin 21) the temperature stability and tuning tolerance of the crystal as well as the tolerance of the external capacitors (+/-0.1pF) have to be added. The crystal on the evaluation board has a temperature stability of +/-20ppm (or +/- 17kHz) and a tuning tolerance of +/- 10ppm (or +/- 8.5 kHz). The external capacitors add a tolerance of +/- 4ppm (or +/- 3.5kHz).

The frequency stabilities of both the receiver and the transmitter and the modulation bandwidth set the limit for the bandwidth of the IQ filter. To achieve a high receiver sensitivity and efficient suppression of adjacent interference signals, the narrowest possible IQ bandwidth should be realized (**see Section 3.3**).

3.3 IQ-Filter

The IQ-Filter should be set to values corresponding to the RF-bandwidth of the received RF signal via the **D1** to **D3** bits of the **LPF** register (subaddress 03H).

Table 3-9 3dB cutoff frequencies I/Q Filter				
D3	D2	D1	nominal f _{-3dB} in kHz (programmable)	resulting effective channel bandwidth in kHz
0	0	0	not used	
0	0	1	350	700
0	1	0	250	500
0	1	1	200	400
1	0	0	150 (default)	300
1	0	1	100	200
1	1	0	50	100
1	1	1	not used	





iq_filter_curve.wmf





iq_char.wmf

Figure 3-21 IQ Filter and frequency characteristics of the receive system

3.4 Data Filter

The Data-Filter should be set to values corresponding to the bandwidth of the transmitted Data signal via the D4 to D7 bits of the LPF register (subaddress 03H).



Table 3-10	3dB cutoff frequencies Data Filter			
D7	D6	D5	D4	nominal f _{-3dB} in kHz
0	0	0	0	5
0	0	0	1	7 (default)
0	0	1	0	9
0	0	1	1	11
0	1	0	0	14
0	1	0	1	18
0	1	1	0	23
0	1	1	1	28
1	0	0	0	32
1	0	0	1	39
1	0	1	0	49
1	0	1	1	55
1	1	0	0	64
1	1	0	1	73
1	1	1	0	86
1	1	1	1	102

3.5 Limiter and RSSI

The I/Q Limiters are DC coupled multistage amplifiers with offset-compensating feedback circuit and an overall gain of approximately 80dB each in the frequency range of 100Hz up to 350kHz. Receive Signal Strength Indicator (RSSI) generators are included in both limiters which produce DC voltages that are directly proportional to the input signal level in the respective channels. The resulting I- and Q-channel RSSI-signals are summed to the nominal RSSI signal.



limiter input.wmf

Figure 3-22 Limiter and Pinning



The DC offset compensation needs 2.2ms after Power On or Tx/Rx switch. This time is hard wired and independent from external capacitors C_C on pins 31 to 38. The maximum value for this capacitors is 47nF.

RSSI accuracy settling time = 2.2ms + 5*RC=2.2ms+5*37k*2.2nF=2.6ms

R - internal resistor; C - external capacitor at Pin 29

Table 3-11 L	imiter Bandwidth		
Cc	f3dB	f3dB	Comment
	lower limit	upper	
[nF]	[Hz]	limit	
220	100	IQ Filter	setup time not guaranteed
100	220	- -	setup time not guaranteed
47	470	- 11 -	Eval Board
22	1000	- -	
10	2200	- -	



Figure 3-23 Limiter frequency characteristics





RSSI.wmf

Figure 3-24 Typ. RSSI Level (Eval Board) @3V

3.6 Data Slicer - Slicing Level

The data slicer is an analog-to-digital converter. It is necessary to generate a threshold value for the negative comparator input (data slicer). The TDA5250 offers an RC integrator and a peak detector which can be selected via logic. Independent of the choice, the peak detector outputs are always active.

3.6.1 RC Integrator

Table 3-12 Sub Address 00H: CONFIG					
Bit	Function	Function Description Default			
D15	SLICER	0= LP, 1= Peak Detector	0	0	

Necessary external component (Pin14): C_{SLC}

This integrator generates the mean value of the data filter output. For a stable threshold value, the cut-off frequency has to be lower than the lowest signal frequency. The cutoff frequency results from the internal resistance R=100k Ω and the external capacitor C_{SLC} on **Pin14**.

Cut-off frequency:

$$f_{cut-off} = \frac{1}{2\pi \cdot 100 \, k\Omega \cdot C_{SLC}} < Min \left\{ f_{Signal} \right\}$$
[3-30]

Component calculation: (rule of thumb)

T_L – longest period of no signal change

$$C_{SLC} \ge \frac{3 \cdot T_L}{100 \ k\Omega}$$
[3-31]





Figure 3-25 Slicer Level using RC Integrator

3.6.2 Peak Detectors

Table 3-13 Sub Address 00H: CONFIG				
Bit	Function	Description	Default	SET
D15	SLICER	0= LP, 1= Peak Detector	0	1

The TDA5250 has two peak detectors built in, one for positive peaks in the data stream and the other for the negative ones.

Necessary external components: - Pin12: C_N - Pin13: C_P





SLC_PkD.wmf

Figure 3-26 Slicer Level using Peak Detector

For applications requiring fast attack and slow release from the threshold value it is reasonable to use the peak detectors. The threshold value is generated by an internal voltage divider. The release time is defined by the internal resistance values and the external capacitors.

$$\tau_{posPkD} = 100 \ k \ \Omega \cdot C_p \tag{3-32}$$

$$\tau_{negPkD} = 100 \ k \ \Omega \cdot C_n$$
 [3 - 33]



PkD_timing.wmf

Figure 3-27 Peak Detector timing



Component calculation: (rule of thumb)

$$C_p \ge \frac{2 \cdot T_{L1}}{100 k\Omega}$$
 [3 – 34]
 T_{L1} – longest period of no signal change (LOW signal)

 $C_n \ge \frac{2 \cdot T_{L2}}{100 k\Omega}$

T_{L2} – longest period of no signal change (HIGH signal) [3 – 35]

3.6.3 Peak Detector - Analog output signal

The TDA5250 data output can be digital (pin 28) or in analog form by using the peak detector output and changing some settings.

To get an analog data output the slicer must be set to **lowpass mode (Reg. 0, D15 = LP = 0)** and the peak detector capacitor at pin 12 or 13 has to be changed to a resistor of about 47kOhm.



PkD_analog.wmf

Figure 3-28 Peak Detector as analog Buffer (v=1)

3.6.4 Peak Detector – Power Down Mode

For a safe and fast threshold value generation the peak detector is turned on by the sequencer circuit (see **Section 2.4.18**) only after the entire receiving path is active.

In the off state the output of the positive peak detector is tied down to GND and the output of the negative peak detector is pulled up to VCC.





PKD_PWDN.wmff

Figure 3-29 Peak detector - power down mode



PkD_PWDN3.wmf

Figure 3-30 Power down mode

3.7 Data Valid Detection

In order to detect valid data two criteria must be fulfilled.

One criteria is the data rate, which can be set in register 06h and 07h. The other one is the received RF power level, which can be set in register 08h in form of the RSSI threshold voltage. Thus for using the data valid detection FSK modulation is recommended.





Timing for data detection looks like the following. Two settings are possible: "Continuous" and "Single Shot", which can be set by D5 and D6 in register 00H.

Figure 3-31 Frequency Detection timing in continuous mode

Note 1: Chip internal signal "Sequencer enables data detection" has a LOW to HIGH transition about 2.6ms after RX is activated (see **Figure 2-15**).

Note 2: The positive edge of the "Window Count Complete" signal latches the result of comparison of the analog to digital converted RSSI voltage with TH3 (register 08H). A logic combination of this output and the result of the comparison with single/double TH_X defines the internal signal "data_valid".

Figure 3-31 shows that the logic is ready for the next conversion after 3 periods of the data signal.

Data Sequenzer enables data detection Counter Reset Gate time count Compare with single TH and latch result comp Compare with double TH and latch result omp (Frequency) Window Count Complete ready' possible start of next conversion because of Single Shot Mode start of conversion Frequ_Detect_Timing_singleShot_wmf

Timing in Single Shot mode can be seen in the subsequent figure:

Figure 3-32 Frequency Detection timing in Single Shot mode



3.7.1 Frequency Window for Data Rate Detection

The high time of data is used to measure the frequency of the data signal. For Manchester coding either the data frequency or half of the data frequency have to be detected corresponding to one high time or twice the high time of data signal.

A time period of 3*2*T is necessary to decide about valid or invalid data.



window_count_timing.wmf

Figure 3-33 Window Counter timing

Example to calculate the thresholds for a given data rate:

- Data signal manchester coded
- Data Rate: 2kbit//s
- f_{clk}= 18,0896 MHz

Then the period equals to

$$2 \cdot T = \frac{1}{2 \text{kbit/s}} = 0,5 \text{ms}$$
 [3 - 36]

respectively the high time is 0,25ms.

We set the thresholds to +-10% and get: T1= 0,225ms and T2= 0,275ms

The thresholds TH1 and TH2 are calculated with following formulas

$$\mathsf{TH1} = \mathsf{T1} \cdot \frac{\mathsf{f}_{\mathsf{clk}}}{4} \quad [3 - 37]$$

$$\mathsf{TH2} = \mathsf{T2} \cdot \frac{\mathsf{f}_{\mathsf{clk}}}{4} \qquad [3-38]$$



This yields the following results:

TH1~ 1017= 001111111001_b TH2~ 1243= 010011011011_b

which have to be programmed into the **D0** to **D11** bits of the **COUNT_TH1** and **COUNT_TH2** registers (subaddresses 06H and 07H), respectively.

Default values (window counter inactive):

TH1= 0000000000_b

TH2= 0000000001_b

Note: The timing window of +-10% of a given high time T in general does not correspond to a frequency window +-10% of the calculated data frequency.

3.7.2 RSSI threshold voltage - RF input power

The RF input power level is corresponding to a certain RSSI voltage, which can be seen in Section 3.5. The threshold TH3 of this RSSI voltage can be calculated with the following formula:

TH3 = $\frac{\text{desired RSSI threshold voltage}}{1.2V} \cdot (2^{6} - 1)$ [3 - 39]

As an example a desired RSSI threshold voltage of 500 mV results in TH3~26=011010_b, which has to be written into D0 to D5 of the RSSI_TH3 register (sub address 08H).

Default value (RSSI detection inactive):

TH3=111111_b

3.8 Calculation of ON_TIME and OFF_TIME

ON= (2 ¹⁶ -1)-(f _{RC} *t _{ON})	[3-40]
OFF=(2 ¹⁶ -1)-(f _{RC} *t _{OFF})	[3 – 41]
f _{RC} = Frequency of internal RC Oszillator	[3 - 41]

Example: t_{ON}= 0,005s, t_{OFF}= 0,055s, f_{RC}= 32300Hz ON= 65535-(32300*0,005) ~ 65373= 111111101011101_b OFF= 65535-(32300*0,055) ~ 63758= 1111100100001110_b

The values have to be written into the **D0** to **D15** bits of the **ON_TIME** and **OFF_TIME** registers (subaddresses 04H and 05H).



Default values:

ON= 65215 = 111111101100000_b OFF= 62335 = 111100111000000_b

t_{ON} ~10ms @ f_{RC}= 32kHz

 $t_{OFF} \sim 100 ms @ f_{RC} = 32 kHz$

3.9 Example for Self Polling Mode

The settings for Self Polling Mode depend very much on the timing of the transmitted Signal. To create an example we consider following data structure transmitted in FSK.



data_timing011.wmf

Figure 3-34 Example for transmitted Data-structure

According to existing synchronization techniques there are some synchronization bursts in front of the data added (code violation!). A minimum of 4 Frames is transmitted. Data are preferably Manchester encoded to get fastest respond out of the Data Rate Detection.

Target Application:

- received Signal has code violation as described before
- total mean current consumption below 1mA
- data reception within max. 400ms after first transmitted frame

One possible Solution:

t_{ON} = 15ms, t_{OFF}= 135ms


This gives 15ms ON time of a total period of 150ms which results in max. 0.9mA mean current consumption in Self Polling Mode. The resulting worst case timing is shown in the following figure:



Figure 3-35 3 possible timings

Description:

Assumption: the ON time comes right after the first frame (Case A). If OFF time is 135ms the receiver turns on during Sync-pulses and the PwdDD- pulse wakes up the μ P.

If the ON time is in the center of the 50ms gap of transmission (Case B), the Data Detect Logic will wake up the μ P 135ms later.

If ON time is over just before Sync-pulses (Case C), next ON time is during Data transmission and Data Detect Logic will trigger a PwdDD- pulse to wake up the μ P.

Note: In this example it is recommended to use the Peak Detector for slicer threshold generation, because of its fast attack and slow release characteristic. To overcome the data zero gap of 50ms larger external capacitors than noted in **Section 4.4** at pin12 and 13 are recommended. Further information on calculating these components can be taken from **Section 3.6.2**.

3.10 Sensitivity Measurements

3.10.1 Test Setup

The test setup used for the measurements is shown in the following figure. In case of ASK modulation the Rohde & Schwarz SMIQ generator, which is a vector signal generator, is connected to the I/Q modulation source AMIQ. This "baseband signal generator" is in turn controlled by the PC



based software WinQSIM via a GPIB interface. The AMIQ generator has a pseudo random binary sequence (PRBS) generator and a bit error test set built in. The resulting I/Q signals are applied to the SMIQ to generate a ASK (OOK) spectrum at the desired RF frequency.

Data is demodulated by the TDA5250 and then sent back to the AMIQ to be compared with the originally sent data. The bit error rate is calculated by the bit error rate equipment inside the AMIQ. Baseband coding in the form of Manchester is applied to the I signal as can be seen in the subsequent figure.



TestSetup.wmf

Figure 3-36 BER Test Setup

In the following figures the RF power level shown is the average power level.

These investigations have been made on an Infineon evaluation board using a data rate of 4 kBit/ s with manchester encoding and a data filter bandwidth of 7 kHz. This is the standard configuration of our evaluation boards. All these measurements have been performed with several evaluation boards, so that production scattering and component tolerances are already included in these results.

Regarding the data filter bandwidth it has to be mentioned that a data rate of 4 kBit/s using manchester encoding results in a data frequency of 2 kHz to 4 kHz depending on the occurring data pattern. The test pattern given by the AMIQ is a pseudo random binary sequency (PRBS9) with a 9 bit shift register. This pattern varies the resulting data frequency up to 4 kHz.



The best sensitivity performance can be achieved using a data filter bandwidth of 1.25 times the maximum occuring data frequency.

The IQ filter setting is depending on the modulation type. ASK needs an IQ filter of 50kHz, 50kHz deviation at FSK recommend a 100kHz IQ filter and 100kHz deviation were measured with a 150kHz IQ filter

A very practicable configuration is to set the chip-internal adjustable IQ filter to the sum of FSK peak deviation and maximum datafrequency. Concerning these aspects the bandwidth should be chosen small enough. With respect to both, the crystal tolerances and the tolerances of the crystal oscillator circuit of receiver and transmitter as well, a too small IQ filter bandwidth will reduce the sensitivity again. So a compromise has to be made. For further details on chip tolerances see also **Section 3.2.7**

3.10.2 Sensitivity depending on the ambient Temperature

Demonstrating a wide band of application possibilities the temperature behavior must not be forgotten. In automotive systems the required temperature range is from -40 °C to +85 °C. The receivers very good performance is documented in the following graph. The selected supply voltage is 5V, the influence of the supply voltage can be seen in the following **Section 3.10.3**



The IQ filter setting can be taken from the legend of Figure 3-37.

BER_Temp_5V.wmf

Figure 3-37 Temperature Behaviour

Figure 3-37 shows that ASK as well as FSK sensitivity is in the range of -110 to -111dBm at 20°C ambient temperature for a BER of 2E-3.

Notice that the sensitivity variation in this temperature range of -40 °C to +85 °C is only about 1.5 to 2 dB.



3.10.3 BER performance depending on Supply Voltage

Due to the wide supply voltage range of this transeiver chip also the sensitivity behaviour over this parameter is documented is the subsequent graph.



Figure 3-38 BER supply voltage

Please notice the tiny sensitivity changes of 1.5 to 2.5dB, when variing the supply voltage.

3.10.4 Datarates and Sensitivity

The TDA 5250 can handle datarates up to 64kbit/s, as can be taken from the following figure. (**see Section 4.1.4**)





BER_Datarate.wmf

Figure 3-39 Datarates and Sensitivity

3.10.5 Sensitivity at Frequency Offset

Applying the test setup in Figure 3-36 even a wide offset in the received frequency spectrum results only in a slight decrease of receiving sensitivity. At an offset of 100kHz one of the two 50kHz FSK peaks is at the 3dB border of the IQ filter (150kHz), which is the reason for the decline of the sensitivity (see point A in **Figure 3-40**).

A frequency offset of 50kHz (FSK deviation: 50kHz) increases the data jitter of the demodulated signal and therefore results in little loss of sensitivity (see point B in **Figure 3-40**).

In this case one of the peaks of the FSK-spectrum lies in the DC-blocking notch of the baseband limiters.



BER_FrequOffset_FSK_3V..wmf

Figure 3-40 BER Frequency Offset



3.11 Default Setup

Default setup is hard wired on chip and effective after a reset or return of power supply.

Table 3-14 Default Setup			
Parameter	Value	IFX-Board	Comment
IQ-Filter Bandwidth	150kHz		
Data Filter Bandwidth	7kHz		
Limiter lower fg	470Hz	47nF	
Slicing Level Generation	RC	10nF	
Nom. Frequency Capacity intern (ASK TX, FSK RX)	4.5pF	868.3MHz	
FSK+ Frequency Capacity intern (FSK+, ASK RX)	2.5pF	+50kHz	
FSK- Frequency Capacity intern (FSK-)	1.5pF	-50kHz	
LNA Gain	HIGH		
Power Amplifier	HIGH	+10dBm	
RSSI accuracy settling time	2.6ms	2.2nF	
ADC measurement	RSSI		
ON-Time	10ms		
OFF-Time	100ms		
Clock out RX PowerON	1MHz		
Clock out TX PowerON	1MHz		
Clock out RX PowerDOWN	-		
Clock out TX PowerDOWN	-		
XTAL modulation switch	bipolar		
XTAL modulation shaping	off		
RX / TX	-	Jumper	
ASK/FSK	-	Jumper	
PwdDD	PWDN	Jumper	
		removed	
Operating Mode	Slave		



4 Reference

4.1 Electrical Data

4.1.1 Absolute Maximum Ratings



WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Tab	Cable 4-1 Absolute Maximum Ratings										
#	Parameter	Symbol	Limit	Limit Values		Limit Values		Limit Values		Remarks	
			min	max							
1	Supply Voltage	Vs	-0.3	5.8	V						
2	Junction Temperature	Т _і	-40	+125	С°						
3	Storage Temperature	T _s	-40	+150	С°						
4	Thermal Resistance	R _{thJA}		114	K/W						
5	ESD integrity, all pins	V _{ESD-CDM}	-1.5	+1.5	kV	CDM according					
						EIA/JESD22-C101					
6	ESD integrity, except pin	V _{ESD-HBM}	-2.0	+2.0	kV	HBM according					
	8, 9, 11, 15, 18, 23, 30					EIA/JESD22-A114-B					
						(1.5kΩ, 100pF)					
7	ESD integrity, of pin	V _{ESD-HBM}	-500	+500	V	HBM according					
	8, 9, 11, 15, 18, 23, 30					EIA/JESD22-A114-B					
						(1.5kΩ, 100pF)					

4.1.2 Operating Range

Within the operational range the IC operates as explained in the circuit description.

Tab	Table 4-2 Operating Range										
#	Parameter	Symbol	Limit Values		Unit	Test Conditions	L	ltem			
			min	max							
1	Supply voltage	Vs	2.1	5.5	V						
2	Ambient temperature	Τ _Α	-40	85	°C						
3	Receive frequency	f _{RX}	868	870	MHz						
4	Transmit frequency	f _{TX}	868	870	MHz						



4.1.3 AC/DC Characteristics

AC/DC characteristics involve the spread of values guaranteed within the specified voltage and ambient temperature range. Typical characteristics are the median of the production.

Tak	Table 4-3AC/DC Characteristics with T _A = 25 °C, V _{VCC} = 2.1 5.5 V								
#	Parameter	Symbol	Limit Values		Unit	Test Conditions	L	Item	
			min	typ	max				

RECEIVER Characteristics

1 Supply current RX FSK I _{RX_FSK} 9 mA 3V, FSK, Default 2 Supply current RX FSK I _{RX_FSK} 9.5 mA 5V, FSK, Default 3 Supply current RX ASK I _{RX_ASK} 8.6 mA 3V, ASK, Default 4 Supply current RX ASK I _{RX_ASK} 9.1 mA 5V, ASK, Default 5 Sensitivity FSK I _{RX_ASK} 9.1 mA 5V, ASK, Default 5 Sensitivity FSK IRF sens -109 dBm FSK@50kHz, 4kBit/s Manch. Data, Default 7 Power down current IPWDN_RX 5 nA 5.5V, all power down 8 System setup time (1 st Isynsu 4 8 12 ms 9 Clock Out setup time t _{CLKSU} 0.5 ms stable CLKDIV output signal 10 Receiver setup time t _{RXSU} 1.82 2.6 3.38 ms DATA out (valid or invalid) 11 Data detection setup t _{DDSU} 1.82 2.6 3.38 ms Ata detection 12 RSSI stable time t _{RSSI}									
3Supply current RX ASK $I_{RX,ASK}$ 8.6mA3V, ASK, Default4Supply current RX ASK $I_{RX,ASK}$ 9.1mA5V, ASK, Default5Sensitivity FSK 10 ⁻³ BERRFsens-109dBmFSK@50kHz, 4kBit/s Manch. Data, Default 7kHz datafilter, 100kHz IQ filter6Sensitivity ASK 10 ⁻³ BERRFsens-109dBmASK, 4kBit/s Manch. dtata, Default setup 7kHz datafilter, 100kHz IQ filter6Sensitivity ASK 10 ⁻³ BERRFsens-109dBmASK, 4kBit/s Manch. dtata, Default setup 7kHz datafilter, 50kHz IQ filter7Power down current power on or reset)IpwDN_RX5nA5.5V, all power down8System setup time power on or reset)tsyssu4812ms9Clock Out setup time timetcLKSU0.5msstable CLKDIV output signal10Receiver setup time timetcLKSU1.542.22.86msDATA out (valid or invalid)11Data detection setup timetbDSU1.822.63.38msBegin of Data detection12RSSI stable time timetbata_Valid3.35ms4kBit/s Manch. detected (valid)4kBit/s Manch. detected (valid)14Input P1dB, high gain to 1dB, low gainP1dB_low -32dBm-32dBmdBm3V, Default, how gain to 2.3dBmMBm15Input P1dB, low gain to 1dB, low gainP1dB_low -32dBm-32dBmdBm3V, Default, low gain 	1	Supply current RX FSK	I _{RX FSK}		9		mΑ	3V, FSK, Default	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	2	Supply current RX FSK	I _{RX FSK}		9.5		mΑ	5V, FSK, Default	
4 Supply current RX ASK IRX_ASK 9.1 mA 5V, ASK, Default 5 Sensitivity FSK 10 ⁻³ BER RF _{sens} -109 dBm FSK@50kHz, 4kBit/s Manch. Data, Default 7kHz datafilter, 100kHz IQ filter Image: Comparison of the setup 7kHz datafilter, 100kHz Image: Comparison of the setup 7kHz datafilter, 50kHz IQ filter 6 Sensitivity ASK 10 ⁻³ BER RF _{sens} -109 dBm ASK, 4kBit/s Manch. Image: Comparison of the setup 7kHz datafilter, 50kHz IQ filter 7 Power down current 8 IpwDN_RX 5 nA 5.5V, all power down 8 System setup time (1 st power on or reset) IpwDN_RX 5 nA 5.5V, all power down 9 Clock Out setup time tree tcLKSU 0.5 ms stable CLKDIV output signal 10 Receiver setup time time tcLKSU 1.54 2.2 2.86 ms DATA out (valid or invalid) 11 Data detection setup time tbDSU 1.82 2.6 3.38 ms RFin -100dBm see chapter 4.5 13 Data Valid time tbata_Valid 3.35 ms 4kBit/s Manch. detected (valid) Imput P _{1dB} , high gain P _{1dB} -48dBm <									
4 Supply current RX ASK I _{RX_ASK} 9.1 mA 5V, ASK, Default 5 Sensitivity FSK 10 ⁻³ BER RF _{sens} -109 dBm FSK@50kHz, 4kBit/s Image: Construction of the sensitivity ASK 10 ⁻³ BER Image: Construction of the sensitivity ASK 10 ⁻³ BER -109 dBm ASK, 4kBit/s Manch. Image: Construction of the sensitivity ASK 10 ⁻³ BER Image: Construction of the sensitivity ASK 10 ⁻³ BER -109 dBm ASK, 4kBit/s Manch. Image: Construction of the sensitivity ASK 10 ⁻³ BER Image: Construction of the sensitivity ASK 10 ⁻⁴ ABER Image: Constr	3	Supply current RX ASK	I _{RX ASK}		8.6		mΑ	3V, ASK, Default	
5 Sensitivity FSK 10 ⁻³ BER RF _{sens} -109 dBm FSK@50kHz, 4kBit/s Manch. Data, Default 7kHz datafilter, 100kHz 6 Sensitivity ASK 10 ⁻³ BER RF _{sens} -109 dBm ASK, 4kBit/s Manch. 10 ⁻³ BER RF _{sens} -109 dBm ASK, 4kBit/s Manch. Image: Comparison of the text of the text of the text of text o	4	Supply current RX ASK			9.1		mΑ	5V, ASK, Default	
10 ⁻³ BER 10 ⁻³ BER Manch. Data, Default 7kHz datafilter, 100kHz IQ filter 6 Sensitivity ASK 10 ⁻³ BER RF _{sens} -109 dBm ASK, 4kBit/s Manch. data, Default setup 7kHz datafilter, 50kHz IQ filter 7 Power down current 8 IpwDN_RX 5 nA 5.5V, all power down 8 System setup time (1 st power on or reset) t _{SYSSU} 4 8 12 ms 9 Clock Out setup time true t _{CLKSU} 0.5 ms stable CLKDIV output signal 10 Receiver setup time time t _{RXSU} 1.54 2.2 2.86 ms DATA out (valid or invalid) 11 Data detection setup time t _{DSU} 1.82 2.6 3.38 ms Refin -100dBm see chapter 4.5 13 Data Valid time t _{Data_Valid} 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 16 Selectivity V _{BL_1MHz} 50 dB f _{RF} +/-1MHz, Default									
10 ⁻³ BER data, Default setup 7kHz datafilter, 50kHz IQ filter 7 Power down current IPWDN_RX 5 nA 5.5V, all power down 8 System setup time (1 st power on or reset) t _{SYSSU} 4 8 12 ms 9 Clock Out setup time tcLKSU 0.5 ms stable CLKDIV output signal 10 Receiver setup time tme t _{RXSU} 1.54 2.2 2.86 ms DATA out (valid or invalid) 11 Data detection setup time t _{DDSU} 1.82 2.6 3.38 ms REfin -100dBm see chapter 4.5 13 Data Valid time t _{Data_Valid} 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 15 Input P _{1dB} , low gain P _{1dB} -32dBm dBm 3V, Default, low gain 1	5		RF _{sens}		-109			Manch. Data, Default 7kHz datafilter, 100kHz	
8 System setup time (1 st power on or reset) t _{SYSSU} 4 8 12 ms 9 Clock Out setup time t _{CLKSU} 0.5 ms stable CLKDIV output signal 10 Receiver setup time t _{RXSU} 1.54 2.2 2.86 ms DATA out (valid or invalid) 11 Data detection setup time t _{DDSU} 1.82 2.6 3.38 ms Begin of Data detection 12 RSSI stable time t _{RSSI} 1.82 2.6 3.38 ms RFin -100dBm see chapter 4.5 13 Data Valid time t _{Data_Valid} 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 15 Input P _{1dB} , low gain P _{1dB} -32dBm dBm 3V, Default, low gain 1 16 Selectivity V _{BL_1MHz} 50 dB f _{RF} +/-1MHz, Default, 1	6		RF _{sens}		-109		dBm	data, Default setup 7kHz datafilter,	
8 System setup time (1 st power on or reset) 1 t _{SYSSU} 4 8 12 ms 9 Clock Out setup time t _{CLKSU} 0.5 ms stable CLKDIV output signal 10 Receiver setup time t _{RXSU} 1.54 2.2 2.86 ms DATA out (valid or invalid) 11 Data detection setup time t _{DDSU} 1.82 2.6 3.38 ms Begin of Data detection 12 RSSI stable time t _{RSSI} 1.82 2.6 3.38 ms RFin -100dBm see chapter 4.5 13 Data Valid time t _{Data_Valid} 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 15 Input P _{1dB} , low gain P _{1dB} -32dBm dBm 3V, Default, low gain 1 16 Selectivity V _{BL_1MHz} 50 dB f _{RF} +/-1MHz, Default, 1									
8 System setup time (1 st t _{SYSSU} 4 8 12 ms 9 Clock Out setup time t _{CLKSU} 0.5 ms stable CLKDIV output signal 10 Receiver setup time t _{RXSU} 1.54 2.2 2.86 ms DATA out (valid or invalid) 11 Data detection setup time t _{me} t _{DDSU} 1.82 2.6 3.38 ms Begin of Data detection 12 RSSI stable time t _{RSSI} 1.82 2.6 3.38 ms RFin -100dBm sete sete chapter 4.5 13 Data Valid time t _{Data_Valid} 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 15 Input P _{1dB} , low gain P _{1dB} -32dBm dBm 3V, Default, low gain 1 16 Selectivity V _{BL_1MHz} 50 dB f _{RF} +/-1MHz, Default, 1	7	Power down current	I _{PWDN RX}		5		nA	5.5V, all power down	
Image: Section of the section of the section of time tendo of the section of time tendo of the section of time tendo of time tendo of time 10 Receiver setup time tendo of time 11 Data detection setup time tendo of time 12 RSSI stable time tendo of tendo of time tendo of	8		_	4	8	12	ms		
Invalid Invalid 11 Data detection setup time t_DDSU 1.82 2.6 3.38 ms Begin of Data detection 12 RSSI stable time t_RSSI 1.82 2.6 3.38 ms RFin -100dBm see chapter 4.5 13 Data Valid time t_Data_Valid 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 15 Input P _{1dB} , low gain P _{1dB_low} -32dBm dBm 3V, Default, low gain 1 16 Selectivity V_BL_1MHz 50 dB f _{RF} +/-1MHz, Default, 1	9	Clock Out setup time	t _{CLKSU}		0.5		ms	•	
time time tensor tensor tensor tensor 12 RSSI stable time t _{RSSI} 1.82 2.6 3.38 ms RFin -100dBm see chapter 4.5 13 Data Valid time t _{Data_Valid} 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P _{1dB} , high gain P _{1dB} -48dBm dBm 3V, Default, high gain 1 15 Input P _{1dB} , low gain P _{1dB_low} -32dBm dBm 3V, Default, low gain 1 16 Selectivity V _{BL_1MHz} 50 dB f _{RF} +/-1MHz, Default, 1	10	Receiver setup time	t _{RXSU}	1.54	2.2	2.86	ms	•	
Item Item see chapter 4.5 13 Data Valid time tData_Valid 3.35 ms 4kBit/s Manch. detected (valid) 14 Input P1dB, high gain P1dB -48dBm dBm 3V, Default, high gain Image: Comment of the second s	11	•	t _{DDSU}	1.82	2.6	3.38	ms	Begin of Data detection	
Data_value detected (valid) detected (valid)	12	RSSI stable time	t _{RSSI}	1.82	2.6	3.38	ms		
15Input PInput PIn	13	Data Valid time	t _{Data_Valid}		3.35		ms		
15Input PInput PIn									
16 Selectivity V _{BL_1MHz} 50 dB f _{RF} +/-1MHz, Default, ■									
Ni sens ' SUB	16	Selectivity	V _{BL_1MHz}		50		dB	f _{RF} +/-1MHz, Default, RF _{sens} +3dB	
17 LO leakage P _{LO} -98 dBm 1157.73MHz ■	17	LO leakage	P _{LO}		-98		dBm	1157.73MHz	



#ParameterSymbolLimit Values minUnitTest ConditionTRANSMITTER Characteristics1 Supply current TX, FSKITX9.4mA2.1V, high por2 Supply current TX, FSKITX11.9mA3V, high por3 Supply current TX, FSKITX14.6mA5V, high por4 Output powerPout6dBm2.1V, high por5 Output powerPout9dBm3V, high por6 Output powerPout13dBm5V, high por	Table 4-3AC/DC Characteristics with TA = 25 °C, VVCC = 2.1 5.5 V										
TRANSMITTER Characteristics 1 Supply current TX, FSK I _{TX} 9.4 mA 2.1V, high portion 2 Supply current TX, FSK I _{TX} 11.9 mA 3V, high portion 3 Supply current TX, FSK I _{TX} 14.6 mA 5V, high portion 4 Output power Pout 6 dBm 2.1V, high portion 5 Output power Pout 9 dBm 3V, high portion	ions L	ltem									
1 Supply current TX, FSK I _{TX} 9.4 mA 2.1V, high por 2 Supply current TX, FSK I _{TX} 11.9 mA 3V, high por 3 Supply current TX, FSK I _{TX} 14.6 mA 5V, high por 4 Output power P _{out} 6 dBm 2.1V, high por 5 Output power P _{out} 9 dBm 3V, high por											
1 Supply current TX, FSK I _{TX} 9.4 mA 2.1V, high port 2 Supply current TX, FSK I _{TX} 11.9 mA 3V, high port 3 Supply current TX, FSK I _{TX} 14.6 mA 5V, high port 4 Output power P _{out} 6 dBm 2.1V, high port 5 Output power P _{out} 9 dBm 3V, high port											
2 Supply current TX, FSK ITX 11.9 mA 3V, high por 3 Supply current TX, FSK ITX 14.6 mA 5V, high por 4 Output power Pout 6 dBm 2.1V, high por 5 Output power Pout 9 dBm 3V, high por											
2 Supply current TX, FSK ITX 11.9 mA 3V, high por 3 Supply current TX, FSK ITX 14.6 mA 5V, high por 4 Output power Pout 6 dBm 2.1V, high por 5 Output power Pout 9 dBm 3V, high por	wor	1									
3 Supply current TX, FSK ITX 14.6 mA 5V, high por 4 Output power Pout 6 dBm 2.1V, high por 5 Output power Pout 9 dBm 3V, high por		1									
4 Output power Pout 6 dBm 2.1V, high pot 5 Output power Pout 9 dBm 3V, high pot		1									
5 Output power P _{out} 9 dBm 3V, high po		1									
5 Output power P _{out} 9 dBm 3V, high po	ower										
	-										
7 Supply current TX, FSK I _{TX} 4.1 mA 2.1V, low pc	wer	1									
8 Supply current TX, FSK I _{TX} 4.9 mA 3V, low pow	ver	1									
9 Supply current TX, FSK I _{TX} 6.8 mA 5V, low pow	ver	1									
10 Output power P _{out_low} -30 dBm 2.1V, low po	wer										
11 Output power Pout_low -22 dBm 3V, low power	ver										
12 Output power Pout low -3 dBm 5V, low power	ver										
13Power down currentII5nA5.5V, all power	down										
14 Clock Out setup time t _{CLKSU} 0.5 ms stable CLKDIV signal	output										
15 Transmitter setup timet_TXSU0.771.11.43msPWDN>PORX>TX											
16Spurious f _{RF} +/-f _{clock} P _{clock} dBm3V, 50Ohm BDefault (1M)											
17 Spurious f _{RF} +/-f _{XTAL} P _{1st} -66 dBm 3V, 50Ohm E	oard										
18 Spurious 2nd harmonicP2nd-40dBm3V, 50Ohm E	oard										
19 Spurious 3rd harmonicP3rd-50dBm3V, 50Ohm E	loard										

1: without pin diode current (RX/TX-switch) 130uA@2.1V; 310uA@3V; 720uA@5V



Tab	le 4-4 AC/DC Charac	cteristics wi	th T _A	= 25	°C, V	vcc =	2.1 5.5 V			
#	Parameter	Symbol	Lim	nit Val	ues	Unit	Test Conditions	L	ltem	
			min	typ	max					
GENERAL Characteristics										
				-		-				
1	Power down current timer mode (standby)	I _{PWDN_32k}		9		uA	3V, 32kHz clock on			
2	Power down current	I _{PWDN_32k}		11		uA	5V, 32kHz clock on			
-	timer mode (standby)	PVVDN_32K				ar t				
3	Power down current with	I _{PWDN_Xtl}		750		uA	3V, CONFIG9=1			
	XTAL ON									
4	Power down current with	I _{PWDN_Xtl}		860		uA	5V, CONFIG9=1			
	XTAL ON									
5	32kHz oscillator freq.	f _{32kHz}	24	32	40	kHz				
		'32kHz	21	02	10	κι ι ∠				
6	XTAL startup time	t _{XTAL}		0.5		ms	IFX Board with Crystal			
							Q1 as specified in			
							Section 4.4			
7	Load capacitance	C _{C0max}		5		pF				
8	Serial resistance of the	R _{Rmax}			100	W				
9	crystal Input inductance XOUT			2.7		uН	with pad on evaluation			
3		L _{OSC}		2.1		un	board			
10	Input inductance XOUT	L _{OSC}		2.45		uН	without pad on evalution			
							board			
11	FSK demodulator gain	G _{FSK}		2.4		mV/				
						kHz				
12	DSSI@ 120dDm	11		0.35		V	default actur			
13	RSSI@-120dBm RSSI@-100dBm	U _{-120dBm}		0.55		V	default setup default setup	H		
14	RSSI@-70dBm	U _{-100dBm} U _{-70dBm}		1		V	default setup	H		
15	RSSI@-50dBm	U _{-50dBm}		1.2		V	default setup			
16	RSSI Gradient	G _{RSSI}		14		mV/	default setup			
						dB				
17	IQ-Filter bandwidth	f _{3dB_IQ}	115	150	185	kHz	Default setup			
18	Data Filter bandwidth	f _{3dB_LP}	5.3	7	8.7	kHz	Default setup			
10		M	0.5	4	1.6	17	f -10 00056MU-			
19 20	Vcc-Vtune RX, Pin3 Vcc-Vtune TX, Pin3	V _{cc-tune,RX}	0.5 0.5	1 1.1	1.6 1.6	V V	f _{Ref} =18.08956MHz f _{Ref} =18.08956MHz			
20		V _{cc-tune,TX}	0.5	1.1	1.0	v	Ref 10.00950WHZ			



4.1.4 Digital Characteristics

I²C Bus Timing





3-wire Bus Timing



Figure 4-2 3-wire Bus Timing



Tab	ole 4-5 Digital Characte	ristics w	ith T _A =	25 °C,	V _{Vdd}	= 2.1	. 5.5 V		
#	Parameter	Symbol	Limi	t Value	S	Unit	Test Conditions	L	ltem
			min	typ	max				
1	Data rate TX ASK	f _{TX.ASK}		10	25	kBaud	PRBS9,		1
							Manch.@+10dBm		
2	Data rate TX ASK	f _{TX.ASK}		10	64	kBaud	PRBS9,		1
							Manch.@-5dBm		
3	Data rate TX FSK	f _{TX.FSK}		10	40	kBaud	PRBS9,		1
							Manch.@+10dBm		
							@50kHz dev.		
4	Data rate RX ASK	f _{RX.ASK}		10	64	kBaud	PRBS9, Manch.		
5	Data rate RX FSK	f _{RX.FSK}		10	64	kBaud	PRBS9,		
							Manch.@100kHz		
							dev.		
6	Digital Inputs	V _{IH}	V _{dd}		V_{dd}				
	High-level Input Voltage	V_{IL}	-0.35		0.35	V			
	Low-level Input Voltage		0					_	
7	RXTX Pin 5	V _{OL}		0.4		V	@V _{dd} =3V		
	TX operation, int. controlled			1.15		V	Isink=800uA		
							lsink=3mA	_	
8	CLKDIV Pin 26			05			@V _{dd} =3V		
	$t_{rise} (0.1*V_{dd} to 0.9*V_{dd})$	t _r		35		ns	load 10pF		
	t _{fall} (0.9*V _{dd} to 0.1*V _{dd})	t _f		30		ns	load 10pF		
	Output Lligh Valtage	V		V _{dd}		V			
	Output High Voltage	V _{OH}		-0.4		V V	Isource=350uA		
	Output Low Voltage	V _{OL}		0.4		V	Isink=400uA		

Bus Interface Characteristics

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	•										
must be suppressed by the input filterof aof aof a10 LOW level output voltage at BusDataVOL a0.4V3mA sink current Vdd=5V11 SLC clock frequencyfSLC BUF0400kHzVdd=5V12 Bus free time betweentBUF BUF1.3µsonly l2C mode											
input filterImage: Second											
10 LOW level output voltage at BusDataVOL0.4V3mA sink current Vdd=5V11 SLC clock frequencyfSLC0400kHzVdd=5V12 Bus free time betweentBUF1.3μsonly I2C mode											
BusDataVV11SLC clock frequency f_{SLC} 0400kHzV12Bus free time between t_{BUF} 1.3 μ sonly I ² C mode											
11SLC clock frequency f_{SLC} 0400kHz V_{dd} =5V12Bus free time between t_{BUF} 1.3 μs only I ² C mode											
12Bus free time between t_{BUF} 1.3 μs only I ² C mode											
Bei											
STOP and STAPT condition											
STOP and START condition V _{dd} =5V											
13 Hold time (repeated) t _{HO.STA} 0.6 µs After this period, the											
START condition. first clock pulse is											
generated, only I ² C											
Table 4-5 Digital Characteristics with T _A = 25 °C, V _{Vdd} = 2.1 5.5 V	Č , j										



#	Parameter	Symbol	Limi	t Value	s	Unit	Test Conditions	L	ltem
			min	typ	max				
14	LOW period of BusCLK clock	t _{LOW}	1.3			μs	V _{dd} =5V		
15	HIGH period of BusCLK clock	t _{HIGH}	0.6			μs	V _{dd} =5V	•	
16	Setup time for a repeated START condition	t _{SU.STA}	0.6			μs	only I ² C mode	•	
17	Data hold time	t _{HD.DAT}	0			ns	V _{dd} =5V		
18	Data setup time	t _{SU.DAT}	100			ns	V _{dd} =5V		
19	Rise, fall time of both	t _R , t _F	20+		300	ns	V _{dd} =5V		2
	BusData and BusCLK signals		0.1C _b						
20	Setup time for STOP condition	t _{su.sто}	0.6			μs	only I ² C mode V _{dd} =5V	•	
21	Capacitive load for each bus line	Cb			400	pF	V _{dd} =5V		
22	Setup time for BusCLK to EN	t _{SU.SCL} EN	0.6			μs	only 3-wire mode V _{dd} =5V		
23	H-pulsewidth (EN)	t _{WHEN}	0.6			μs	V _{dd} =5V		

1: limited by transmission channel bandwidth and depending on transmit power level; ETSI regulation EN 300 220 fullfilled, see Section 3.1 2: C_b = capacitance of one bus line



4.2 Test Circuit

The device performance parameters marked with in **Section 4.1.3** were measured on an Infineon evaluation board (IFX board).



Figure 4-3 Schematic of the Evaluation Board



4.3 Test Board Layout

Gerberfiles for this Testboard are available on request.



TDA5250_v42_layout.pdf

Figure 4-4 Layout of the Evaluation Board

Note 1: The LNA and PA matching network was designed for minimum required space and maximum performance and thus via holes were deliberately placed into solder pads.

In case of reproduction please bear in mind that this may not be suitable for all automatic soldering processes.

Note 2: Please keep in mind not to layout the CLKDIV line directly in the neighborhood of the crystal and the associated components.



4.4 Bill of Materials

Table 4-6 Bill of Ma	aterials		
Reference	Value	Specification	Tolerance
R1	4k7	0603	+/-5%
R2	10Ω	0603	+/-5%
R3		0603	+/-5%
R4	1M	0603	+/-5%
R5	4k7	0603	+/-5%
R6	4k7	0603	+/-5%
R7	4k7	0603	+/-5%
R8	6k8	0603	+/-5%
R9	180	0603	+/-5%
R10	180	0603	+/-5%
R11	270	0603	+/-5%
R12	15k	0603	+/-5%
R13	10k	0603	+/-5%
R14	180	0603	+/-5%
R15	180	0603	+/-5%
R16	1M	0603	+/-5%
R17	1M	0603	+/-5%
R18	1M	0603	+/-5%
R19	560	0603	+/-5%
R20	1k	0603	+/-5%
R21	10	0603	+/-5%
R22	0	0603	+/-5%
R23	10	0603	+/-5%
R24	180	0603	+/-5%
C1	22pF	0603	+/-1%
C2	1pF	0603	+/-0,1pF
C3	5,6pF	0603	+/-0,1pF
C4	2,2pF	0603	+/-0,1pF
C5	1nF	0603	+/-5%
C6	1nF	0603	+/-5%
C7	15pF	0603	+/-1%
C8		0603	+/-0,1pF
C9	47pF	0603	+/-1%
C10	22pF	0603	+/-1%
C11		0603	+/-5%
C12	10nF	0603	+/-10%
C13	10nF	0603	+/-10%



Table 4-6 Bill of Ma	terials		
Reference	Value	Specification	Tolerance
C14	10nF	0603	+/-10%
C15	4.7pF	0603	+/-0,1pF
C16	1.8pF	0603	+/-0,1pF
C17	12pF	0603	+/-1%
C18	10nF	0603	+/-10%
C19	2,2nF	0603	+/-10%
C20	47nF	0603	+/-10%
C21	47nF	0603	+/-10%
C22	47nF	0603	+/-10%
C23	47nF	0603	+/-10%
C24	100nF	0603	+/-10%
C25	100nF	0603	+/-10%
C26		0603	+/-10%
C27	100nF	0603	+/-10%
C28	100nF	0603	+/-10%
C29	100nF	0603	+/-10%
C30		0603	+/-10%
L1	68nH	SIMID 0603-C (EPCOS)	+/-2%
L2	12nH	SIMID 0603-C (EPCOS)	+/-2%
L3	8.2nH	SIMID 0603-C (EPCOS)	+/-0.2nH
IC1	TDA5250 D2	PTSSOP38	
IC2	ILQ74		
IC3	SFH6186		
Q1	18.08958MHz	Telcona: C0=2,1pF	C1=8fF, C _L =12pF
S1	1-pol.		
T1	BC847B	SOT-23 (Infineon)	
D1, D2	BAR63-02W	SCD-80 (Infineon)	
X1, X2	SMA-socket		
X5	SubD 25p.		



List of Tables

Table 2-1	Pin Definition and Function	page 12
Table 2-2	Sub Address 00H: CONFIG	page 19
Table 2-3	Sub Address 00H: CONFIG	page 19
Table 2-4	Sub Address 00H: CONFIG	page 22
Table 2-5	PwdDD Pin Operating States	page 23
Table 2-6	Bus Interface Format	page 24
Table 2-7	Chip address Organization	page 25
Table 2-8	I2C Bus Write Mode 8 Bit	page 26
Table 2-9	I2C Bus Write Mode 16 Bit	page 26
Table 2-10	I2C Bus Read Mode	page 26
Table 2-11	3-wire Bus Write Mode	page 27
Table 2-12	3-wire Bus Read Mode	page 27
Table 2-13	Sub Addresses of Data Registers Write	page 28
Table 2-14	Sub Addresses of Data Registers Read	page 28
Table 2-15	Sub Address 00H: CONFIG	page 28
Table 2-16	Sub Addresses of Data Registers Write	page 29
Table 2-17	Sub Addresses of Data Registers Read	page 29
Table 2-18	Sub Address 00H: CONFIG	page 29
Table 2-19	Sub Address 01H: FSK	page 30
Table 2-20	Sub Address 02H: XTAL_TUNING	page 30
Table 2-21	Sub Address 03H: LPF	page 30
Table 2-22	Sub Addresses 04H / 05H: ON/OFF_TIME	page 30
Table 2-23	Sub Address 06H: COUNT_TH1	page 30
Table 2-24	Sub Address 07H: COUNT_TH2	page 30
Table 2-25	Sub Address 08H: RSSI_TH3	page 31
Table 2-26	Sub Address 0DH: CLK_DIV	page 31
Table 2-27	Sub Address 0EH: XTAL_CONFIG	page 31
Table 2-28	Sub Address 0FH: BLOCK_PD	page 31
Table 2-29	Sub Address 80H: STATUS	page 31
Table 2-30	Sub Address 81H: ADC	page 31
Table 2-31	MODE settings: CONFIG register	page 32
Table 2-32	CLK_DIV Output Selection	page 37
Table 2-33	CLK_DIV Setting	page 37
Table 2-34	Source for 6Bit-ADC Selection (Register 08H)	page 37
Table 3-1	Crystal and crystal oscilator dependency	page 51
Table 3-2	Typical values of parasitic capacitances	page 56
Table 3-3	Sub Address 0EH: XTAL_CONFIG	page 58
Table 3-4	Sub Address 02H: XTAL_TUNING	page 58
Table 3-5	Sub Address 01H: FSK	page 58
Table 3-6	Default oscillator settings	page 59
Table 3-7	Internal Tuning	page 59
Table 3-8	Default Setup (without internal tuning & without Pin21 usage)	page 59
Table 3-9	3dB cutoff frequencies I/Q Filter	page 60



List of Tables

Table 3-10	3dB cutoff frequencies Data Filter	page 62
Table 3-11	Limiter Bandwidth	page 63
Table 3-12	Sub Address 00H: CONFIG	page 64
Table 3-13	Sub Address 00H: CONFIG	page 65
Table 3-14	Default Setup	page 78
Table 4-1	Absolute Maximum Ratings	page 79
Table 4-2	Operating Range	page 79
Table 4-3	AC/DC Characteristics with TA = 25 °C, VVCC = $2.1 \dots 5.5 V \dots$	page 80
Table 4-4	AC/DC Characteristics with TA = 25 °C, VVCC = $2.1 \dots 5.5 V \dots$	page 82
Table 4-5	Digital Characteristics with TA = 25 °C, VVdd = 2.1 5.5 V	page 84
Table 4-6	Bill of Materials	page 88



List of Figures

Figure 1-1	PG-TSSOP-38 package outlines	page	10
Figure 2-1	Pin Configuration.	page	11
Figure 2-2	Main Block Diagram	page	18
Figure 2-3	One I/Q Filter stage	page	20
Figure 2-4	Quadricorrelator Demodulation Characteristic	page	21
Figure 2-5	Data Filter architecture	page	22
Figure 2-6	Timing and Data Control Unit	page	23
Figure 2-7	Bus Interface	page	24
Figure 2-8	Sub Addresses Overview	page	27
Figure 2-9	Wakeup Logic States	page	32
Figure 2-10	Timing for Self Polling Mode (ADC & Data Detect in one shot mode)	page	32
Figure 2-11	Timing for Timer Mode	page	33
Figure 2-12	Frequency and RSSI Window	page	33
Figure 2-13	Data Valid Circuit.	page	34
Figure 2-14	Data Input/Output Circuit	page	34
Figure 2-15	1 st start or reset in active mode	page	35
Figure 2-16	1st start or reset in PD mode	page	35
Figure 2-17	Sequencer's capability	page	36
Figure 2-18	Clock Divider	page	36
Figure 3-1	RX/TX Switch	page	39
Figure 3-2	RX-Mode	page	40
Figure 3-3	S11 measured	page	41
Figure 3-4	TX_Mode	page	43
Figure 3-5	TX_Mode_simplified	page	43
Figure 3-6	Equivalent power amplifier tank circuit	page	44
Figure 3-7	Output power Po (mW) and collector efficiency E vs. load resistor RL	. page	45
Figure 3-8	Power output and collector current vs. frequency	page	46
Figure 3-9	Sparam_measured_200M	page	47
Figure 3-10	Transmit Spectrum 13.2GHz	page	48
Figure 3-11	Transmit Spectrum 300MHz	page	48
Figure 3-12	ASK Transmit Spectrum 25kBaud, Manch, PRBS9, 9dBm, 3V	page	49
Figure 3-13	FSK Transmit Spectrum 40kBaud, Manch, PRBS9, 9dBm, 3V	page	49
Figure 3-14	Crystal	page	50
Figure 3-15	Crystal Oscillator	page	52
Figure 3-16	possible crystal oscillator frequencies	page	53
Figure 3-17	FSK modulation	page	55
Figure 3-18	FSK receive	page	55
Figure 3-19	parasitics of the switching network	page	56
Figure 3-20	I/Q Filter Characteristics	page	61
Figure 3-21	IQ Filter and frequency characteristics of the receive system	page	61
Figure 3-22	Limiter and Pinning	page	62
Figure 3-23	Limiter frequency characteristics	page	63
Figure 3-24	Typ. RSSI Level (Eval Board) @3V	page	64



List of Figures

Figure 3-25	Slicer Level using RC Integrator	page	65
Figure 3-26	Slicer Level using Peak Detector	page	66
Figure 3-27	Peak Detector timing	page	66
Figure 3-28	Peak Detector as analog Buffer (v=1)	page	67
Figure 3-29	Peak detector - power down mode	page	68
Figure 3-30	Power down mode	page	68
Figure 3-31	Frequency Detection timing in continuous mode	page	69
Figure 3-32	Frequency Detection timing in Single Shot mode	page	69
Figure 3-33	Window Counter timing	page	70
Figure 3-34	Example for transmitted Data-structure	page	72
Figure 3-35	3 possible timings	page	73
Figure 3-36	BER Test Setup.	page	74
Figure 3-37	Temperature Behaviour.	page	75
Figure 3-38	BER supply voltage	page	76
Figure 3-39	Datarates and Sensitivity	page	77
Figure 3-40	BER Frequency Offset	page	77
Figure 4-1	I2C Bus Timing	page	83
Figure 4-2	3-wire Bus Timing	page	83
Figure 4-3	Schematic of the Evaluation Board	page	86
Figure 4-4	Layout of the Evaluation Board	page	87



Index

Α

Absolute Maximum Ratings 79 AC/DC Characteristics 80 Application 10, 39

Ε

Electrical Data 79

F

Features 9 Functional Block Description 19 Functional Block Diagram 18 Functional Description 11

0

Operating Range 79 Overview 9

Ρ

Package Outlines 10 Pin Configuration 11 Pin Definitions and Functions 12 Product Description 9

R

Reference 79

S

Standards 83