

Isolated, 4 A Dual-Channel Gate Driver

Enhanced Product ADuM3221-EP

FEATURES

4 A peak output current

Precise timing characteristics

60 ns maximum isolator and driver propagation delay

5 ns maximum channel to channel matching

High junction temperature operation: 125°C

3.3 V to 5 V input logic

7.6 V to 18 V output drive

Undervoltage lockout (UVLO) at 7.0 V $V_{\rm DD2}$

Thermal shutdown protection at >150°C

Default low output

High frequency operation: dc to 1 MHz

CMOS input logic levels

High common-mode transient immunity: 25 kV/µs

Safety and regulatory approvals

UL recognition

2500 V rms for 1 minute per UL 1577

CSA Component Acceptance Notice 5A (pending)

VDE certificate of conformity (pending)

DIN V VDE V 0884-10 (VDE V 0884-10):2006-12

 $V_{IORM} = 560 V peak$

Small footprint and low profile

Narrow-body, RoHS compliant, 8-lead SOIC

4.9 mm × 6 mm × 1.55 mm

ENHANCED PRODUCT FEATURES

Supports defense and aerospace applications (AQEC standard)

Military temperature range: -55°C to +125°C

Controlled manufacturing baseline

1 assembly/test site

1 fabrication site

Enhanced product change notification

Qualification data available on request

APPLICATIONS

Isolated synchronous dc-to-dc converters MOSFET/IGBT gate drivers

GENERAL DESCRIPTION

The ADuM3221-EP¹ is an isolated, 4 A dual-channel gate driver based on the Analog Devices, Inc., *i*Coupler° technology. Combining high speed CMOS and monolithic transformer technology, this isolation component provides outstanding performance characteristics superior to the alternatives, such as the combination of pulse transformers and gate drivers.


The ADuM3221-EP provides digital isolation in two independent isolation channels. It has a maximum propagation delay of 60 ns and 5 ns channel to channel matching. In comparison to gate drivers that employ high voltage level translation methodologies, the ADuM3221-EP offers the benefit of true, galvanic isolation between the input and each output, enabling voltage translation across the isolation barrier. The ADuM3221-EP allows both outputs to be on at the same time. This device offers a default output low characteristic as required for gate drive applications.

The ADuM3221-EP operates with an input supply voltage ranging from 3.0 V to 5.5 V, providing compatibility with lower voltage systems. The outputs of the ADuM3221-EP can be operated at supply voltages from 7.6 V to 18 V.

The junction temperature of the ADuM3221-EP is specified from −55°C to +125°C.

Additional application and technical information can be found in the ADuM3221 data sheet.

FUNCTIONAL BLOCK DIAGRAM



¹ Protected by U.S. Patents 5,952,849; 6,873,065; 7,075,239.

TABLE OF CONTENTS

Features]
Enhanced Product Features	
Applications	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Electrical Characteristics—5 V Operation	3
Electrical Characteristics—3.3 V Operation	4
Package Characteristics	5
Regulatory Information	5

Insulation and Safety Related Specifications
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics
Recommended Operating Conditions
Absolute Maximum Ratings
ESD Caution
Pin Configuration and Function Descriptions
Typical Performance Characteristics
Outline Dimensions
Ordering Guide

REVISION HISTORY

7/2016—Revision 0: Initial Version

Enhanced Product ADuM3221-EP

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V OPERATION

All voltages are relative to their respective ground. $4.5~\text{V} \le \text{V}_{\text{DD1}} \le 5.5~\text{V}, 7.6~\text{V} \le \text{V}_{\text{DD2}} \le 18~\text{V}, \text{ unless stated otherwise}.$ All minimum/ maximum specifications apply over $T_J = -55$ °C to +125°C. All typical specifications are at $T_J = 25$ °C, $V_{DD1} = 5$ V, $V_{DD2} = 10$ V. Switching specifications are tested with CMOS signal levels.

Table 1.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Supply Current, Two Channels, Quiescent	I _{DDI(Q)}		1.2	1.5	mA	
Output Supply Current, Two Channels, Quiescent	I _{DDO(Q)}		4.7	10	mA	
Total Supply Current, Two Channels ¹						
DC to 1 MHz						
V _{DD1} Supply Current	I _{DD1(Q)}		1.4	1.7	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2(Q)}		11	17	mA	DC to 1 MHz logic signal frequency
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μΑ	$0 \text{ V} \leq \text{V}_{\text{IA}}, \text{V}_{\text{IB}} \leq \text{V}_{\text{DD1}}$
Logic High Input Threshold	V _{IH}	$0.7 \times V_{DD1}$			٧	
Logic Low Input Threshold	V _{IL}			$0.3 \times V_{DD1}$	٧	
Logic High Output Voltages	V_{OAH} , V_{OBH}	$V_{DD2} - 0.1$	V_{DD2}		٧	$I_{0x}^2 = -20 \text{ mA}, V_{1x} = V_{1xH}^3$
Logic Low Output Voltages	V_{OAL}, V_{OBL}		0.0	0.15	٧	$I_{0x}^2 = +20 \text{ mA}, V_{1x} = V_{1xL}^4$
Undervoltage Lockout, V _{DD2} Supply						
Positive Going Threshold	V_{DD2UV+}		7.0	7.5	٧	
Negative Going Threshold	V_{DD2UV-}	6.0	6.5		٧	
Hysteresis	V_{DD2UVH}		0.5		V	
Output Short-Circuit Pulsed Current⁵	I _{OA(SC)} , I _{OB(SC)}	2.0	4.0		Α	$V_{DD2} = 10 \text{ V}$
Output Pulsed Source Resistance	R_{OA} , R_{OB}	0.3	1.3	3.0	Ω	$V_{DD2} = 10 \text{ V}$
Output Pulsed Sink Resistance	R _{OA} , R _{OB}	0.3	0.9	3.0	Ω	$V_{DD2} = 10 \text{ V}$
SWITCHING SPECIFICATIONS						
Pulse Width ⁶	PW	50			ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Data Rate ⁷				1	MHz	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Propagation Delay8	t _{DLH} , t _{DHL}	35	45	60	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
	t _{DLH} , t _{DHL}	36	50	68	ns	$C_L = 2 \text{ nF}, V_{DD2} = 7.6 \text{ V}$
Propagation Delay Skew ⁹	t _{PSK}			12	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Channel to Channel Matching ¹⁰	t _{PSKCD}		1	5	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
	t _{PSKCD}		1	7	ns	$C_L = 2 \text{ nF}, V_{DD2} = 7.6 \text{ V}$
Output Rise/Fall Time (10% to 90%)	t_R/t_F	14	20	25	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Dynamic Input Supply Current per Channel	I _{DDI(D)}		0.05		mA/Mbps	$V_{DD2} = 10 \text{ V}$
Dynamic Output Supply Current per Channel	I _{DDO(D)}		1.5		mA/Mbps	$V_{DD2} = 10 \text{ V}$
Refresh Rate	f _r		1.2		Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See Figure 8 and Figure 9 for total V_{DD1} and V_{DD2} supply currents as a function of frequency. ${}^2I_{Ox}$ is the Channel x output current, where x=A or B.

 $^{{}^{3}}V_{lxH}$ is the input side logic high.

 $^{^{4}}V_{lxL}$ is the input side logic low.

⁵ Short-circuit duration less than 1 μs. Average power must conform to the limit shown in the Absolute Maximum Ratings section.

⁶ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

⁷ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

 $^{^8}$ t_{DLH} propagation delay is measured from the time of the input rising logic high threshold, $\vec{V}_{\mu\nu}$ to the output rising 10% threshold of the V_{Ox} signal. t_{DHL} propagation delay is measured from the input falling logic low threshold, $V_{l\nu}$ to the output falling 90% threshold of the V_{ox} signal.

⁹ t_{PSK} is the magnitude of the worst case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

¹⁰ Channel to channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All voltages are relative to their respective ground. 3.0 V \leq V_{DD1} \leq 3.6 V, 7.6 V \leq V_{DD2} \leq 18 V, unless stated otherwise. All minimum/ maximum specifications apply over T_J = -55°C to +125°C. All typical specifications are at T_J = 25°C, V_{DD1} = 3.3 V, V_{DD2} = 10 V. Switching specifications are tested with CMOS signal levels.

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Input Supply Current, Two Channels, Quiescent	I _{DDI(Q)}		0.7	1.0	mA	
Output Supply Current, Two Channels, Quiescent	$I_{DDO(Q)}$		4.7	10	mA	
Total Supply Current, Two Channels ¹						
DC to 1 MHz						
V _{DD1} Supply Current	I _{DD1(Q)}		8.0	1.0	mA	DC to 1 MHz logic signal frequency
V _{DD2} Supply Current	I _{DD2(Q)}		11	17	mA	DC to 1 MHz logic signal frequency
Input Currents	I _{IA} , I _{IB}	-10	+0.01	+10	μΑ	$0 \text{ V} \leq V_{IA}, V_{IB} \leq V_{DD1}$
Logic High Input Threshold	V _{IH}	$0.7 \times V_{DD1}$			V	
Logic Low Input Threshold	V _{IL}			$0.3 \times V_{DD1}$	V	
Logic High Output Voltages	V_{OAH} , V_{OBH}	$V_{DD2} - 0.1$	V_{DD2}		V	$I_{Ox}^2 = -20 \text{ mA}, V_{Ix} = V_{IxH}^3$
Logic Low Output Voltages	V_{OAL} , V_{OBL}		0.0	0.15	V	$I_{0x}^{2} = +20 \text{ mA}, V_{1x} = V_{1xL}^{4}$
Undervoltage Lockout, V _{DD2} Supply						
Positive Going Threshold	V_{DD2UV+}		7.0	7.5	V	
Negative Going Threshold	V_{DD2UV-}	6.0	6.5		V	
Hysteresis	V_{DD2UVH}		0.5		٧	
Output Short-Circuit Pulsed Current ⁵	I _{OA(SC)} , I _{OB(SC)}	2.0	4.0		Α	$V_{DD2} = 10 \text{ V}$
Output Pulsed Source Resistance	R _{OA} , R _{OB}	0.3	1.3	3.0	Ω	$V_{DD2} = 10 \text{ V}$
Output Pulsed Sink Resistance	R _{OA} , R _{OB}	0.3	0.9	3.0	Ω	$V_{DD2} = 10 \text{ V}$
SWITCHING SPECIFICATIONS						
Pulse Width ⁶	PW	50			ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Data Rate ⁷				1	MHz	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
Propagation Delay ⁸	t _{DLH} , t _{DHL}	36	48	62	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
	t _{DLH} , t _{DHL}	37	53	72	ns	$C_L = 2 \text{ nF}, V_{DD2} = 7.6 \text{ V}$
Propagation Delay Skew ⁹	t _{PSK}			12	ns	$C_L = 2 \text{ nF, } V_{DD2} = 10 \text{ V}$
Channel to Channel Matching ¹⁰	t _{PSKCD}		1	5	ns	$C_L = 2 \text{ nF, } V_{DD2} = 10 \text{ V}$
Output Rise/Fall Time (10% to 90%)	t _R /t _F	14	20	25	ns	$C_L = 2 \text{ nF}, V_{DD2} = 10 \text{ V}$
	t _R /t _F	14	22	28	ns	$C_L = 2 \text{ nF}, V_{DD2} = 7.6 \text{ V}$
Dynamic Input Supply Current per Channel	I _{DDI(D)}		0.025		mA/Mbps	$V_{DD2} = 10 \text{ V}$
Dynamic Output Supply Current per Channel	$I_{DDO(D)}$		1.5		mA/Mbps	$V_{DD2} = 10 \text{ V}$
Refresh Rate	f _r		1.1		Mbps	

¹ The supply current values for both channels are combined when running at identical data rates. Output supply current values are specified with no output load present. See Figure 8 and Figure 9 for total V_{DD1} and V_{DD2} supply currents as a function of frequency.

 $^{^{2}}$ I_{Ox} is the Channel x output current, where x = A or B.

 $^{^3}$ V_{IxH} is the input side logic high.

 $^{^{4}}V_{lxL}$ is the input side logic low.

⁵ Short-circuit duration less than 1 µs. Average power must conform to the limit shown in the Absolute Maximum Ratings section.

⁶ The minimum pulse width is the shortest pulse width at which the specified timing parameter is quaranteed.

⁷ The maximum data rate is the fastest data rate at which the specified timing parameter is guaranteed.

⁸ t_{DLH} propagation delay is measured from the time of the input rising logic high threshold, V_{IH} , to the output rising 10% threshold of the V_{Ox} signal. t_{DHL} propagation delay is measured from the input falling logic low threshold, V_{IL} to the output falling 90% threshold of the V_{Ox} signal.

 $^{^9}$ t_{PSK} is the magnitude of the worst case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

¹⁰ Channel to channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

Enhanced Product ADuM3221-EP

PACKAGE CHARACTERISTICS

Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input to Output) ¹	C _{I-O}	1.0		рF	f = 1 MHz	
Input Capacitance	C _i		4.0		рF	
IC Junction to Case Thermal Resistance, Side 1	θ_{JCI}		46		°C/W	Thermocouple located at center of package underside
IC Junction to Case Thermal Resistance, Side 2	θ_{JCO}		41		°C/W	Thermocouple located at center of package underside
IC Junction to Ambient Thermal Resistance	θ_{JA}		85		°C/W	Thermocouple located at center of package underside

¹ The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together, and Pin 5 through Pin 8 are shorted together.

REGULATORY INFORMATION

The ADuM3221-EP is approved by the organizations listed in Table 4.

Table 4.

UL	CSA (Pending)	VDE (Pending)
Recognized Under UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ²
Single/Basic 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (566 V peak) maximum working voltage	Reinforced insulation, 560 V peak
	Functional insulation per CSA 60950-1-03 and IEC 60950-1, 800 V rms (1131 V peak) maximum working voltage	
File E214100	File 205078	File 2471900-4880-0001

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 5.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.90 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.01 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

 $^{^{1}}$ In accordance with UL 1577, each ADuM3221-EP is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 5 μA). 2 In accordance with DIN V VDE V 0884-10, each ADuM3221-EP is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). An asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval for a 560 V peak working voltage.

Table 6.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V_{IORM}	560	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$, 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V_{PR}	1050	V peak
Input to Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	V_{PR}	896	V peak
After Input and/or Safety Tests Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC	V_{PR}	672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ sec	V_{TR}	4000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		T _s	150	°C
Side 1 Current		I _{S1}	160	mA
Side 2 Current		I _{S2}	47	mA
Insulation Resistance at T _s	$V_{10} = 500 \text{ V}$	R_s	>109	Ω




Figure 2. Thermal Derating Curve; Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10 (Safety Limiting Current Is Defined as the Average Current at Maximum $V_{\rm DD}$)

RECOMMENDED OPERATING CONDITIONS

Table 7.

Table /.				
Parameter	Symbol	Min	Max	Unit
Operating Junction Temperature	T _J	-55	+125	°C
Supply Voltages ¹	V_{DD1}	3.0	5.5	V
	V_{DD2}	7.6	18	V
V _{DD1} Rise Time	t _{VDD1}		1	V/µs
Common-Mode Transient Immunity, Input to Output		-25	+25	kV/μs
Input Signal Rise and Fall Times			1	ms

¹ All voltages are relative to their respective ground.

Enhanced Product ADuM3221-EP

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 8.

Parameter	Rating
Storage Temperature (T _{ST})	−55°C to +150°C
Operating Temperature (T _J)	−55°C to +150°C
Supply Voltage Ranges ¹	
V_{DD1}	−0.5 V to +7.0 V
V_{DD2}	-0.5 V to +20 V
Input Voltage Range (V _{IA} , V _{IB}) ^{1, 2}	$-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DDI}} + 0.5 \mathrm{V}$
Output Voltage Range (V _{OA} , V _{OB}) ^{1, 2}	$-0.5 \text{ V to V}_{DDO} + 0.5 \text{ V}$
Average Output Current per Pin (I _O) ³	-23 mA to +23 mA
Common-Mode Transients,	-100 kV/μs to +100 kV/μs
(CM _H , CM _L)⁴	

¹ All voltages are relative to their respective ground.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 9. Maximum Continuous Working Voltage¹

Parameter	Max	Unit	Constraint
AC Bipolar Voltage	565	V peak	50-year minimum lifetime
AC Unipolar Voltage	1131	V peak	50-year minimum lifetime
DC Voltage	1131	V peak	50-year minimum lifetime

¹ Refers to the continuous voltage magnitude imposed across the isolation barrier.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

² V_{DDI} and V_{DDO} refer to the supply voltages on the input and output sides of a given channel, respectively.

³ See Figure 2 for information about maximum allowable current for various temperatures.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating can cause latch-up or permanent damage.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V_{DD1}	Supply Voltage for Isolator Side 1, 3.0 V to 5.5 V.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	GND ₁	Ground 1. GND ₁ is the ground reference for Isolator Side 1.
5	GND ₂	Ground 2. GND ₂ is the g round reference for Isolator Side 2.
6	V _{OB}	Logic Output B.
7	V _{OA}	Logic Output A.
8	V_{DD2}	Supply Voltage for Isolator Side 2, 7.6 V to 18 V.

Table 11. Truth Table (Positive Logic)

V _{IA} Input	V _{IB} Input	V _{DD1} State	V _{DD2} State	V _{oA} Output	V _{oB} Output	Notes
Low	Low	Powered	Powered	Low	Low	
Low	High	Powered	Powered	Low	High	
High	Low	Powered	Powered	High	Low	
High	High	Powered	Powered	High	High	
Don't care	Don't care	Unpowered	Powered	Low	Low	Outputs return to the input state within 1 μ s of V_{DD1} power restoration.
Don't care	Don't care	Powered	Unpowered	Low	Low	Outputs return to the input state within 1 μ s of V_{DD2} power restoration.

Enhanced Product ADuM3221-EP

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Output Waveform for 2 nF Load with 10 V Output Supply




Figure 5. Output Waveform for 1 nF Load with 10 V Output Supply




Figure 6. Output Waveform for 1 nF Load with 5 Ω Series Resistance and 10 V Output Supply




Figure 7. Maximum Load; Gate Charge vs. Switching Frequency ($R_{GATE} = 1 \Omega$)




Figure 8. IDD1 Current vs. Frequency




Figure 9. IDD2 Current vs. Frequency with 2 nF Load




Figure 10. Propagation Delay vs. Junction Temperature




Figure 11. Propagation Delay vs. Input Supply Voltage, $V_{DD2} = 10 \text{ V}$




Figure 12. Propagation Delay vs. Output Supply Voltage, $V_{DD1} = 5 V$




Figure 13. Rise/Fall Time vs. Output Supply Voltage




Figure 14. Propagation Delay Channel to Channel Matching vs. Output Supply Voltage




Figure 15. Propagation Delay Channel to Channel Matching vs. Junction Temperature, $V_{DD2} = 10 \text{ V}$

Enhanced Product ADuM3221-EP




Figure 16. Output Source Resistance (R_{OUT}) vs. Output Supply Voltage





Figure 17. Maximum Source/Sink Current vs. Output Supply Voltage

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 18.8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	No. of Inputs, V _{DD1} Side	Maximum Data Rate (MHz)	Maximum Propagation Delay, 5 V (ns)	Minimum V _{DD2} Operating Voltage (V)	Junction Temperature Range	Package Description	Package Option
ADuM3221TRZ-EP	2	1	60	7.6	−55°C to +125°C	8-Lead SOIC_N	R-8
ADuM3221TRZ-EP-RL7	2	1	60	7.6	−55°C to +125°C	8-Lead SOIC_N	R-8

¹ Z = RoHS Compliant Part.