RENESAS

EL5421

NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc

Quad 12MHz Rail-to-Rail Input-Output Buffer

FN7198 Rev 2.00 August 2, 2007

DATASHEET

The EL5421 is a quad, low power, high voltage rail-to-rail input-output buffer. Operating on supplies ranging from 5V to 15V, while consuming only 500µA per channel, the EL5421 has a bandwidth of 12MHz (-3dB). The EL5421 also provides rail-to-rail input and output ability, giving the maximum dynamic range at any supply voltage.

The EL5421 also features fast slewing and settling times, as well as a high output drive capability of 30mA (sink and source). These features make the EL5421 ideal for use as voltage reference buffers in Thin Film Transistor Liquid Crystal Displays (TFT-LCD). Other applications include battery power, portable devices and anywhere low power consumption is important.

The EL5421 is available in a space saving 10 Ld MSOP package and operates over a temperature range of -40°C to +85°C.

Pinout

EL5421 (10 LD MSOP) TOP VIEW



Features

- 12MHz -3dB bandwidth
- · Unity gain buffer
- Supply voltage = 4.5V to 16.5V
- Low supply current (per buffer) = 500µA
- High slew rate = 10V/µs
- Rail-to-rail operation
- "Mini" SO package (MSOP)
- · Pb-free plus anneal available (RoHS compliant)

Applications

- TFT-LCD drive circuits
- · Electronics notebooks
- · Electronics games
- · Personal communication devices
- Personal digital assistants (PDA)
- · Portable instrumentation
- Wireless LANs
- · Office automation
- · Active filters
- ADC/DAC buffers

Ordering Information

PART NUMBER	PART MARKING	PACKAGE	PKG. DWG. #
EL5421CY	F	10 Ld MSOP	MDP0043
EL5421CY-T7*	F	10 Ld MSOP	MDP0043
EL5421CY-T13*	F	10 Ld MSOP	MDP0043
EL5421CYZ (Note)	BCAAA	10 Ld MSOP (Pb-Free)	MDP0043
EL5421CYZ-T7* (Note)	BCAAA	10 Ld MSOP (Pb-Free)	MDP0043
EL5421CYZ-T13* (Note)	BCAAA	10 Ld MSOP (Pb-Free)	MDP0043

*Please refer to TB347 for details on reel specifications.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

RENESAS

Absolute Maximum Ratings (T_A = +25°C)

Supply Voltage between V _S + and V _S	+18V
Input VoltageV _S 0.5V, V _S + +	-0.5V
Maximum Continuous Output Current	30mA

Thermal Information

Storage Temperature	-65°C to +150°C
Operating Temperature	40°C to +85°C
Power Dissipation	See Curves
Maximum Die Temperature	+125°C
Pb-free reflow profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

Electrical Specifications	V_{S} + = +5V, V_{S} - = -5V, R_{I}	L = 10kΩ and CL = 10pF to 0V, TA = +25°C	unless otherwise specified.	

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 4)	ТҮР	MAX (Note 4)	UNIT
INPUT CHARAG	CTERISTICS					1
V _{OS}	Input Offset Voltage	V _{CM} = 0V		2	12	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 1)		5		µV/°C
IB	Input Bias Current	V _{CM} = 0V		2	50	nA
R _{IN}	Input Impedance			1		GΩ
C _{IN}	Input Capacitance			1.35		pF
A _V	Voltage Gain	$-4.5V \le V_{OUT} \le 4.5V$	0.995		1.005	V/V
OUTPUT CHAR	ACTERISTICS	L		1	1	
V _{OL}	Output Swing Low	I _L = -5mA		-4.92	-4.85	V
V _{OH}	Output Swing High	IL = 5mA	4.85	4.92		V
I _{SC}	Short Circuit Current	Short to GND (Note 2)	±80	±120		mA
POWER SUPPL	Y PERFORMANCE	I		1		
PSRR	Power Supply Rejection Ratio	$V_{\mbox{S}}$ is moved from ±2.25V to ±7.75V	60	80		dB
I _S	Supply Current (Per Buffer)	No load		500	750	μA
DYNAMIC PER	FORMANCE				J.	
SR	Slew Rate (Note 3)	-4.0V \leq V_OUT \leq 4.0V, 20% to 80%	7	10		V/µs
t _S	Settling to +0.1%	V _O = 2V step		500		ns
BW	-3dB Bandwidth	R_{L} = 10kΩ, C_{L} = 10pF		12		MHz
CS	Channel Separation	f = 5MHz		75		dB

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 4)	ТҮР	MAX (Note 4)	UNIT
INPUT CHARA	CTERISTICS			L		
V _{OS}	Input Offset Voltage	V _{CM} = 2.5V		2	10	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 1)		5		µV/°C
IB	Input Bias Current	V _{CM} = 2.5V		2	50	nA
R _{IN}	Input Impedance			1		GW
C _{IN}	Input Capacitance			1.35		pF
A _V	Voltage Gain	$0.5 \le V_{OUT} \le 4.5V$	0.995		1.005	V/V
OUTPUT CHAF	ACTERISTICS	· · ·				
V _{OL}	Output Swing Low	I _L = -5mA		80	150	mV
V _{OH}	Output Swing High	I _L = 5mA	4.85	4.92		V
I _{SC}	Short Circuit Current	Short to GND (Note 2)	±80	±120		mA
POWER SUPP	LY PERFORMANCE		I			r
PSRR	Power Supply Rejection Ratio	$V_{\mbox{S}}$ is moved from 4.5V to 15.5V	60	80		dB
I _S	Supply Current (Per Buffer)	No load		500	750	μA
DYNAMIC PER	FORMANCE		I			r
SR	Slew Rate (Note 3)	$1V \leq V_{OUT} \leq 4V,20\%$ to 80%	7	10		V/µs
t _S	Settling to +0.1%	V _O = 2V step		500		ns
BW	-3dB Bandwidth	$R_L = 10k\Omega$, $C_L = 10pF$		12		MHz
CS	Channel Separation	f = 5MHz		75		dB

Electrical Specifications V_{S} + = +5V, V_{S} - = 0V, R_{L} = 10k Ω and C_{L} = 10pF to 2.5V, T_{A} = +25°C unless otherwise specified.

Electrical Specifications	V_{S} + = +15V, V_{S} - = 0V, R_{L} = 10k Ω and C_{L} = 10pF to 7.5V, T_{A} = +25°C unless otherwise specified.
----------------------------------	--

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 4)	ТҮР	MAX (Note 4)	UNIT
INPUT CHARAG	CTERISTICS					
V _{OS}	Input Offset Voltage	V _{CM} = 7.5V		2	14	mV
TCV _{OS}	Average Offset Voltage Drift	(Note 1)		5		µV/°C
IB	Input Bias Current	V _{CM} = 7.5V		2	50	nA
R _{IN}	Input Impedance			1		GΩ
C _{IN}	Input Capacitance			1.35		pF
A _V	Voltage Gain	$0.5 \le V_{OUT} \le 14.5V$	0.995		1.005	V/V
OUTPUT CHAR	ACTERISTICS					
V _{OL}	Output Swing Low	I _L = -5mA		80	150	mV
V _{OH}	Output Swing High	I _L = 5mA	14.85	14.92		V
I _{SC}	Short Circuit Current	Short to GND (Note 2)	±80	±120		mA
POWER SUPPL	Y PERFORMANCE					
PSRR	Power Supply Rejection Ratio	$V_{\rm S}$ is moved from 4.5V to 15.5V	60	80		dB
I _S	Supply Current (Per Buffer)	No load		500	750	μA
DYNAMIC PERI	FORMANCE					
SR	Slew Rate (Note 3)	$1V \leq V_{OUT} \leq 14V, 20\%$ to 80%	7	10		V/µs
t _S	Settling to +0.1%	V _O = 2V step		500		ns
BW	-3dB Bandwidth	R _L = 10kΩ, C _L = 10pF		12		MHz
CS	Channel Separation	f = 5MHz		75		dB

NOTES:

1. Measured over the operating temperature range

2. Limits established by characterization and are not production tested.

3. Slew rate is measured on rising and falling edges

4. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested





FIGURE 3. INPUT OFFSET VOLTAGE vs TEMPERATURE



FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION







FIGURE 4. INPUT BIAS CURRENT vs TEMPERATURE

FIGURE 2. INPUT OFFSET VOLTAGE DRIFT



70

60

50

40

30

20

10

-4.9

-4.92

-4.93 -4.94

-4.95

-4.96

-4.97

-50

0

50

TEMPERATURE (°C)

FIGURE 6. OUTPUT LOW VOLTAGE vs TEMPERATURE

100

OUTPUT LOW VOLTAGE (V)

V_S=±5V

IOUT=-5mA

QUANTITY (BUFFERS)

V_S=±5V

٥ INPUT OFFSET VOLTAGE DRIFT, TCVOS (µV/°C)

Typical Performance Curves

150



Typical Performance Curves



FIGURE 7. VOLTAGE GAIN vs TEMPERATURE











FIGURE 8. SLEW RATE vs TEMPERATURE









Typical Performance Curves



FIGURE 13. OUT PUT IMPEDANCE vs FREQUENCY



FIGURE 15. PSRR vs FREQUENCY



FIGURE 17. TOTAL HARMONIC DISTORTION + NOISE vs FREQUENCY



FIGURE 14. MAXIMUM OUTPUT SWING vs FREQUENCY



FIGURE 16. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY



FIGURE 18. CHANNEL SEPARATION vs FREQUENCY RESPONSE

Typical Performance Curves





1	v				1	ıs			
			-	 			 •••		
Vs									
RL=	=±5V =25°C =10k =12pl	;							
CL	=12pl	-		 				_	

FIGURE 21. LARGE SIGNAL TRANSIENT RESPONSE



FIGURE 20. SETTLING TIME vs STEP SIZE

50	mV			200	ns		
		A-					
••••	++++		 			**	 ••••
V _S = T _A = R _I =	=±5V =25°C =10k =12pl	;					
CL	=12pl						

FIGURE 22. SMALL SIGNAL TRANSIENT REPOSNE

PIN NUMBER	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
1	VOUTA	Buffer A Output	
2	VINA	Buffer A Input	Vs+
3	VS+	Positive Power Supply	
4	VINB	Buffer B Input	(Reference Circuit 1)
5	VOUTB	Buffer B Output	(Reference Circuit 2)
6	VOUTC	Buffer C Output	(Reference Circuit 2)
7	VINC	Buffer C Input	(Reference Circuit 1)
8	VS-	Negative Power Supply	
9	VIND	Buffer D Input	(Reference Circuit 2)
10	VOUTD	Buffer D Output	(Reference Circuit 1)

Pin Descriptions

Applications Information

Product Description

The EL5421 unity gain buffer is fabricated using a high voltage CMOS process. It exhibits rail-to-rail input and output capability, and has low power consumption (500μ A per buffer). These features make the EL5421 ideal for a wide range of general-purpose applications. When driving a load of $10k\Omega$ and 12pF, the EL5421 has a -3dB bandwidth of 12MHz and exhibits $10V/\mu$ s slew rate.

Operating Voltage, Input, and Output

The EL5421 is specified with a single nominal supply voltage from 5V to 15V or a split supply with its total range from 5V to 15V. Correct operation is guaranteed for a supply range of 4.5V to 16.5V. Most EL5421 specifications are stable over both the full supply range and operating temperatures of -40°C to +85°C. Parameter variations with operating voltage and/or temperature are shown in the typical performance curves.

The output swings of the EL5421 typically extend to within 80mV of positive and negative supply rails with load currents of 5mA. Decreasing load currents will extend the output

voltage range even closer to the supply rails. Figure 23 shows the input and output waveforms for the device. Operation is from $\pm 5V$ supply with a $10k\Omega$ load connected to GND. The input is a $10V_{P-P}$ sinusoid. The output voltage is approximately $9.985V_{P-P}$.



FIGURE 23. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

Short Circuit Current Limit

The EL5421 will limit the short circuit current to \pm 120mA if the output is directly shorted to the positive or the negative supply. If an output is shorted indefinitely, the power



EL5421

dissipation could easily increase such that the device may be damaged. Maximum reliability is maintained if the output continuous current never exceeds ±30mA. This limit is set by the design of the internal metal interconnects.

Output Phase Reversal

The EL5421 is immune to phase reversal as long as the input voltage is limited from V_{S^-} -0.5V to V_{S^+} +0.5V. Figure 24 shows a photo of the output of the device with the input voltage driven beyond the supply rails. Although the device's output will not change phase, the input's overvoltage should be avoided. If an input voltage exceeds supply voltage by more than 0.6V, electrostatic protection diodes placed in the input stage of the device begin to conduct and overvoltage damage could occur.



FIGURE 24. OPERATION WITH BEYOND-THE-RAILS INPUT

Power Dissipation

With the high-output drive capability of the EL5421 buffer, it is possible to exceed the +125°C 'absolute-maximum junction temperature' under certain load current conditions. Therefore, it is important to calculate the maximum junction temperature for the application to determine if load conditions need to be modified for the buffer to remain in the safe operating area.

The maximum power dissipation allowed in a package is determined according to:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\Theta_{JA}}$$
(EQ. 1)

where:

T_{JMAX} = Maximum junction temperature

TAMAX = Maximum ambient temperature

 θ_{JA} = Thermal resistance of the package

P_{DMAX} = Maximum power dissipation in the package

The maximum power dissipation actually produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power in the IC due to the loads, or:

$$\mathsf{P}_{\mathsf{DMAX}} = \Sigma i [\mathsf{V}_{\mathsf{S}} \times \mathsf{I}_{\mathsf{SMAX}} + (\mathsf{V}_{\mathsf{S}} + - \mathsf{V}_{\mathsf{OUT}}i) \times \mathsf{I}_{\mathsf{LOAD}}i] \qquad (\mathsf{EQ.}\ 2)$$

when sourcing, and:

$$P_{DMAX} = \sum i [V_S \times I_{SMAX} + (V_{OUT}i - V_S) \times I_{LOAD}i]$$
(EQ. 3)

when sinking.

Where:

i = 1 to 4 for quad

V_S = Total supply voltage

I_{SMAX} = Maximum supply current per channel

V_{OUT}i = Maximum output voltage of the application

ILOADi = Load current

If we set the two P_{DMAX} equations equal to each other, we can solve for R_{LOAD} to avoid device overheat. Figures 25 and 26 provide a convenient way to see if the device will overheat. The maximum safe power dissipation can be found graphically, based on the package type and the ambient temperature. By using the previous equation, it is a simple matter to see if P_{DMAX} exceeds the device's power derating curves. To ensure proper operation, it is important to observe the recommended derating curves shown in Figures 25 and 26.



FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE





FIGURE 26. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Unused Buffers

It is recommended that any unused buffer have the input tied to the ground plane.

Driving Capacitive Loads

The EL5421 can drive a wide range of capacitive loads. As load capacitance increases, however, the -3dB bandwidth of the device will decrease and the peaking increase. The buffers drive 10pF loads in parallel with 10k Ω with just 1.5dB of peaking, and 100pF with 6.4dB of peaking. If less peaking is desired in these applications, a small series resistor (usually between 5 Ω and 50 Ω) can be placed in series with the output. However, this will obviously reduce the gain slightly. Another method of reducing peaking is to add a "snubber" circuit at the output. A snubber is a shunt load consisting of a resistor in series with a capacitor. Values of 150 Ω and 10nF are typical. The advantage of a snubber is that it does not draw any DC load current or reduce the gain.

Power Supply Bypassing and Printed Circuit Board Layout

The EL5421 can provide gain at high frequency. As with any high-frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, lead lengths should be as short as possible and the power supply pins must be well bypassed to reduce the risk of oscillation. For normal single supply operation, where the V_S- pin is connected to ground, a 0.1µF ceramic capacitor should be placed from V_S+ to pin to V_S- pin. A 4.7µF tantalum capacitor should then be connected in parallel, placed in the region of the buffer. One 4.7µF capacitor may be used for multiple devices. This same capacitor combination should be placed at each supply pin to ground if split supplies are to be used.



Mini SO Package Family (MSOP)









MINI SO PACKAGE FAMILY

	MILLIN	METERS		
SYMBOL	MSOP8	MSOP10	TOLERANCE	NOTES
А	1.10	1.10	Max.	-
A1	0.10	0.10	±0.05	-
A2	0.86	0.86	±0.09	-
b	0.33	0.23	+0.07/-0.08	-
С	0.18	0.18	±0.05	-
D	3.00	3.00	±0.10	1, 3
Е	4.90	4.90	±0.15	-
E1	3.00	3.00	±0.10	2, 3
е	0.65	0.50	Basic	-
L	0.55	0.55	±0.15	-
L1	0.95	0.95	Basic	-
Ν	8	10	Reference	-

NOTES:

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25mm maximum per side are not included.
- 3. Dimensions "D" and "E1" are measured at Datum Plane "H".
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.



© Copyright Intersil Americas LLC 2004-2007. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN7198 Rev 2.00 August 2, 2007

